 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TNETV1647GSTZWT Datasheet(PDF) 118 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV1647GSTZWT Datasheet(HTML) 118 Page - Texas Instruments |
|
|
118 / 236 page  TMS320DM6441 SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010 www.ti.com 6.7.2 DSP Interrupts The C64x+ DSP interrupt controller combines device events into 12 prioritized interrupts. The source for each of the 12 CPU interrupts is user programmable and is listed in Table 6-22. Also, the interrupt controller controls the generation of the CPU exception, NMI, and emulation interrupts and the generation of AEG events. Table 6-23 summarizes the C64x+ interrupt controller registers and memory locations. For more details on DSP interrupt control, see the TMS320DM644x DMSoC DSP Subsystem Reference Guide (literature number SPRUE15). Table 6-22. DM6441 DSP Interrupts DSP DSP INTERRUPT ACRONYM SOURCE INTERRUPT ACRONYM SOURCE NUMBER NUMBER 0 EVT0 C64x+ Int Ctl 0 64 Reserved 1 EVT1 C64x+ Int Ctl 1 65 Reserved 2 EVT2 C64x+ Int Ctl 2 66 Reserved 3 EVT3 C64x+ Int Ctl 3 67 Reserved 4 TINT0 Timer 0 – TINT12 68 Reserved 5 TINT1 Timer 0 – TINT34 69 Reserved 6 TINT2 Timer 1 – TINT12 70 Reserved 7 TINT3 Timer 1 – TINT34 71 Reserved 8 Reserved 72 Reserved 9 EMU_DTDMA C64x+ EMC 73 Reserved 10 Reserved 74 Reserved 11 EMU_RTDXRX C64x+ RTDX 75 Reserved 12 EMU_RTDXTX C64x+ RTDX 76 Reserved 13 IDMAINT0 C64x+ EMC 0 77 Reserved 14 IDMAINT1 C64x+ EMC 1 78 Reserved 15 Reserved 79 Reserved 16 ARM2DSP0 ARM to DSP Controller 0 80 Reserved 17 ARM2DSP1 ARM to DSP Controller 1 81 Reserved 18 ARM2DSP2 ARM to DSP Controller 2 82 Reserved 19 ARM2DSP3 ARM to DSP Controller 3 83 Reserved 20 Reserved 84 Reserved 21 Reserved 85 Reserved 22 Reserved 86 Reserved 23 Reserved 87 Reserved 24 Reserved 88 Reserved 25 Reserved 89 Reserved 26 Reserved 90 Reserved 27 Reserved 91 Reserved 28 Reserved 92 Reserved 29 Reserved 93 Reserved 30 Reserved 94 Reserved 31 Reserved 95 Reserved Reserved INTERR C64x+ interrupt controller 32 96 Dropped CPU Interrupt Event Reserved EMC_IDMAERR C64x+ EMC Invalid IDMA 33 97 Parameters 34 Reserved 98 Reserved 35 Reserved 99 Reserved 36 EDMA3CC_INT1 EDMA3CC Interrupt Region 1 100 Reserved 118 Peripheral and Electrical Specifications Copyright © 2006–2010, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320DM6441 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
British ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
