Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

56F8167 Datasheet(PDF) 151 Page - Freescale Semiconductor, Inc

Part # 56F8167
Description  16-bit Digital Signal Controllers
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F8167 Datasheet(HTML) 151 Page - Freescale Semiconductor, Inc

Back Button 56F8167 Datasheet HTML 147Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 148Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 149Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 150Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 151Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 152Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 153Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 154Page - Freescale Semiconductor, Inc 56F8167 Datasheet HTML 155Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 184 page
background image
Reset, Stop, Wait, Mode Select, and Interrupt Timing
56F8367 Technical Data, Rev. 7.0
Freescale Semiconductor
151
Preliminary
10.9 Reset, Stop, Wait, Mode Select, and Interrupt Timing
Table 10-17 Reset, Stop, Wait, Mode Select, and Interrupt Timing1,2
1. In the formulas, T = clock cycle. For an operating frequency of 60MHz, T = 16.67ns. At 8MHz (used during Reset and
Stop modes), T = 125ns.
2. Parameters listed are guaranteed by design.
Characteristic
Symbol
Typical
Min
Typical
Max
Unit
See Figure
RESET Assertion to Address, Data and Control
Signals High Impedance
tRAZ
—21
ns
10-5
Minimum RESET Assertion Duration
tRA
16T
—
ns
10-5
RESET Deassertion to First External Address
Output3
3. During Power-On Reset, it is possible to use the device’s internal reset stretching circuitry to extend this period to 221T.
tRDA
63T
64T
ns
10-5
Edge-sensitive Interrupt Request Width
tIRW
1.5T
—
ns
10-6
IRQA, IRQB Assertion to External Data Memory
Access Out Valid, caused by first instruction
execution in the interrupt service routine
tIDM
18T
—
ns
10-7
tIDM - FAST
14T
—
IRQA, IRQB Assertion to General Purpose
Output Valid, caused by first instruction
execution in the interrupt service routine
tIG
18T
—
ns
10-7
tIG - FAST
14T
—
Delay from IRQA Assertion (exiting Wait) to
External Data Memory Access4
4. The minimum is specified for the duration of an edge-sensitive IRQA interrupt required to recover from the Stop state. This
is not the minimum required so that the IRQA interrupt is accepted.
tIRI
22T
—
ns
10-8
tIRI -FAST
18T
—
Delay from IRQA Assertion to External Data
Memory Access (exiting Stop)
tIF
22T
—
ns
10-9
tIF - FAST
18T
—
IRQA Width Assertion to Recover from Stop
State5
5. The interrupt instruction fetch is visible on the pins only in Mode 3.
tIW
1.5T
—
ns
10-9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com