Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

XRT83SL34IV Datasheet(PDF) 15 Page - Exar Corporation

Part # XRT83SL34IV
Description  QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT83SL34IV Datasheet(HTML) 15 Page - Exar Corporation

Back Button XRT83SL34IV Datasheet HTML 11Page - Exar Corporation XRT83SL34IV Datasheet HTML 12Page - Exar Corporation XRT83SL34IV Datasheet HTML 13Page - Exar Corporation XRT83SL34IV Datasheet HTML 14Page - Exar Corporation XRT83SL34IV Datasheet HTML 15Page - Exar Corporation XRT83SL34IV Datasheet HTML 16Page - Exar Corporation XRT83SL34IV Datasheet HTML 17Page - Exar Corporation XRT83SL34IV Datasheet HTML 18Page - Exar Corporation XRT83SL34IV Datasheet HTML 19Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 80 page
background image
XRT83SL34
QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
PRELIMINARY
REV. P1.0.8
12
CLOCK SYNTHESIZER
SIGNAL NAME
PIN #TYPE
DESCRIPTION
MCLKE1
32
I
E1 Master Clock Input
A 2.048MHz clock for with an accuracy of better than ±50ppm and a duty
cycle of 40% to 60% can be provided at this pin.
In systems that have only one master clock source available (E1 or T1), that
clock should be connected to both MCLKE1 and MCLKT1 inputs for proper
operation.
NOTES:
1.
All channels of the XRT83SL34 must be operated at the same clock
rate, either T1, E1 or J1.
2.
Internally pulled “Low” with a 50k
Ω resistor.
CLKSEL0
CLKSEL1
CLKSEL2
37
38
39
I
Clock Select inputs for Master Clock Synthesizer - Hardware mode
CLKSEL[2:0] are input signals to a programmable frequency synthesizer that
can be used to generate a master clock from an accurate external clock
source according to the following table.
The MCLKRATE control signal is generated from the state of EQC[4:0]
inputs. See Table 4 for description of Transmit Equalizer Control bits.
Host Mode: The state of these pins are ignored and the master frequency
PLL is controlled by the corresponding interface bits. See Table 35, register
address 1000001.
NOTE: These pins are internally pulled "Low" with a 50k
Ω resistor.
2048
2048
2048
1544
MCLKE1
(kHz)
8
16
16
56
8
56
64
64
128
256
256
128
2048
2048
1544
1544
MCLKT1
(kHz)
1544
X
X
X
1544
X
X
X
X
X
X
X
2048
1544
2048
CLKOUT
(KHz)
1544
2048
1544
2048
1544
2048
1544
2048
1544
2048
1544
2048
1544
0
0
1
1
CLKSEL0
0
1
1
0
0
0
1
1
0
1
1
0
0
0
0
0
CLKSEL1
1
1
1
0
1
0
0
0
1
1
1
1
0
0
0
0
CLKSEL2
0
0
0
1
0
1
1
1
1
1
1
1
0
1
0
0
0
0
1544
2048
X
X
2048
1544
0
1
0
1
MCLKRATE
1
0
1
0
0
1
0
1
1
0
1
0
0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com