| Electronic Components Datasheet Search |
|
AT89C51ID2-RDTIM Datasheet(PDF) 14 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C51ID2-RDTIM Datasheet(HTML) 14 Page - ATMEL Corporation |
|
14 / 159 page ![]() 14 AT89C51ID2 4289A–8051–09/03 PI2.0 - PI2.1 34, 12 28, 6 1, 36 57, 26 Port I2: Port I2 is an open drain. It can be used as inputs (must be polar- ized to Vcc with external resistor to prevent any parasitic current consump- tion). 34 28 1 57 I/O SCL (PI2.0): 2-wire Serial Clock SCL output the serial clock to slave peripherals SCL input the serial clock from master 12 6 36 26 I/O SDA (PI2.1): 2-wire Serial Data SDA is the bidirectional 2-wire data line RST 10 4 30 21 I Reset: A high on this pin for two machine cycles while the oscillator is run- ning, resets the device. An internal diffused resistor to V SS permits a power- on reset using only an external capacitor to VCC. This pin is an output when the hardware watchdog forces a system reset. ALE/PROG 33 27 68 56 O (I) Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal opera- tion, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during Flash programming. ALE can be disabled by setting SFR’s AUXR.0 bit. With this bit set, ALE will be inactive during internal fetches. PSEN 32 26 67 55 O Program Strobe ENable: The read strobe to external program memory. When executing code from the external program memory, PSEN is acti- vated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not acti- vated during fetches from internal program memory. EA 35 29 2 58 I External Access Enable: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to FFFFH. If security level 1 is programmed, EA will be internally latched on Reset. Table 14. Pin Description (Continued) Mnemonic Pin Number Type Name and Function PLCC44 VQFP44 PLCC68 VQFP64 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |