AT89C51ID2-RDTIM datasheet(16/159 Pages) ATMEL

16 / 159 page

AT89C51ID2

4289A–8051–09/03

Table 16. OSCCON Register

OSCCON- Oscillator Control Register (86h)

Reset Value = XXXX X0’HSB.OSC’’HSB.OSC’b (see Hardware Security Byte (HSB))

Not bit addressable

Table 17. CKRL Register

CKRL - Clock Reload Register

Reset Value = 1111 1111b

Not bit addressable

7654

3210

-----

SCLKT0

OscBEn

OscAEn

Bit

Number

Bit

Mnemonic

Description

Reserved

2SCLKT0

Sub Clock Timer0

Cleared by software to select T0 pin

Set by software to select T0 Sub Clock

Cleared by hardware after a Power Up

OscBEn

OscB enable bit

Set by software to run OscB

Cleared by software to stop OscB

Programmed by hardware after a Power-up regarding HSB.OSC (Default

cleared, OSCB stopped)

OscAEn

OscA enable bit

Set by software to run OscA

Cleared by software to stop OscA

Programmed by hardware after a Power-up regarding HSB.OSC(Default Set,

OSCA runs)

7654

3210

--------

Bit

Number

Mnemonic

Description

7:0

CKRL

Clock Reload Register:

Prescaler value

AT89C51ID2-RDTIM Datasheet(PDF) 16 Page - ATMEL Corporation

AT89C51ID2-RDTIM Datasheet(HTML) 16 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL