Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AT89C51ID2-RDTIM Datasheet(PDF) 22 Page - ATMEL Corporation

Part # AT89C51ID2-RDTIM
Description  8-bit Flash Microcontroller
PDF  159 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51ID2-RDTIM Datasheet(HTML) 22 Page - ATMEL Corporation

Back Button AT89C51ID2-RDTIM Datasheet HTML 18Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 19Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 20Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 21Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 22Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 23Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 24Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 25Page - ATMEL Corporation AT89C51ID2-RDTIM Datasheet HTML 26Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 159 page
background image
22
AT89C51ID2
4289A–8051–09/03
Enhanced Features
In comparison to the original 80C52, the AT89C51ID2 implements some new features,
which are:
X2 option
Dual Data Pointer
Extended RAM
Programmable Counter Array (PCA)
Hardware Watchdog
SPI interface
4-level interrupt priority system
power-off flag
ONCE mode
ALE disabling
Enhanced features on the UART and the timer 2
X2 Feature
The AT89C51ID2 core needs only 6 clock periods per machine cycle. This feature
called ‘X2’ provides the following advantages:
Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
Save power consumption while keeping same CPU power (oscillator power saving).
Save power consumption by dividing dynamically the operating frequency by 2 in
operating and idle modes.
Increase CPU power by 2 while keeping same crystal frequency.
In order to keep the original C51 compatibility, a divider by 2 is inserted between the
XTAL1 signal and the main clock input of the core (phase generator). This divider may
be disabled by software.
Description
The clock for the whole circuit and peripherals is first divided by two before being used
by the CPU core and the peripherals.
This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is
bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%.
Figure 4 shows the clock generation block diagram. X2 bit is validated on the rising edge
of the XTAL1
÷2 to avoid glitches when switching from X2 to STD mode. Figure 5 shows
the switching mode waveforms.
Figure 4. Clock Generation Diagram
XTAL1
2
CKCON0
X2
8 bit Prescaler
F
OSC
FXTAL
0
1
XTAL1:2
F
CLK CPU
F
CLK PERIPH
CKRL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com