SPEAR1340 datasheet(10/200 Pages) STMICROELECTRONICS

10 / 200 page

Device functions

SPEAr1340

10/200

Doc ID 023063 Rev 4

2.6

Flexible static memory controller (FSMC)

The flexible static memory controller enables to interface external parallel Flash memories

as well as static RAMs.

Main features:

●

Support for parallel NAND Flash:

–

8-bit or 16-bit data bus

–

2 chip select signals

–

no limitation on NAND capacity (number of pages)

–

hardware ECC (error correction code) support, correcting up to 8 errors per page

(512 bytes wide)

–

support for SLC (single-level cell) and MLC (multi-level cell) Flash devices, as far

as compatible with available ECC features

●

Support for parallel NOR Flash:

–

8-bit or 16-bit data bus

–

26-bit address bus

–

2 chip select (CS) signals

–

Maximum capacity is 64 MB for each CS, hence up to 128 MB with 2 external

Flash devices

●

Support for asynchronous static RAMs (SRAMs):

–

8-bit or 16-bit data bus

–

26-bit address bus

–

2 chip select (CS) signals

–

Maximum capacity is 64 MB for each CS, hence up to 128 MB with 2 external

SRAM devices

●

Support for multiplexed NOR and SRAM

●

Write FIFO: 16 words depth, each word is 32 bits wide

●

Independent read/write timings and protocol, allowing matching the widest variety of

memories and timings

●

Wait signal for timings handshake

SPEAR1340 Datasheet(PDF) 10 Page - STMicroelectronics

SPEAR1340 Datasheet(HTML) 10 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL