Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

SPEAR1340 Datasheet(PDF) 34 Page - STMicroelectronics

Part # SPEAR1340
Description  Dual-core Cortex A9 HMI embedded MPU
PDF  200 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR1340 Datasheet(HTML) 34 Page - STMicroelectronics

Back Button SPEAR1340 Datasheet HTML 30Page - STMicroelectronics SPEAR1340 Datasheet HTML 31Page - STMicroelectronics SPEAR1340 Datasheet HTML 32Page - STMicroelectronics SPEAR1340 Datasheet HTML 33Page - STMicroelectronics SPEAR1340 Datasheet HTML 34Page - STMicroelectronics SPEAR1340 Datasheet HTML 35Page - STMicroelectronics SPEAR1340 Datasheet HTML 36Page - STMicroelectronics SPEAR1340 Datasheet HTML 37Page - STMicroelectronics SPEAR1340 Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 200 page
background image
Device functions
SPEAr1340
34/200
Doc ID 023063 Rev 4
Single FIFO per channel for source and destination
FIFO depth configured to 16 bytes for the first 4 channels and to 128 bytes for the last 4
channels
D flip-flop-based FIFO
Automatic data packing or unpacking to fit FIFO width
Programmable source and destination for each channel
Programmable transfer type for each channel (memory-to-memory, memory-to-
peripheral, peripheral-to-memory, and peripheral-to-peripheral)
Programmable burst transaction size for each channel
Programmable enable and disable of DMA channel
Support for disabling channel without data loss
Support for suspension of DMA operation
Support for RETRY, SPLIT, and ERROR responses
Programmable maximum burst transfer size per channel
Maximum transaction size configured to 256 for all the channels
Maximum block size configured to 4095 for all the channels
Bus locking – can be programmed to be over the transaction, block, or DMA transfer
level
Channel locking – can be programmed to be over the transaction, block, or DMA
transfer level
16 handshaking interfaces for source and destination peripherals
Hardware and software handshaking interfaces
Peripheral interrupt handshaking interface
Handshaking interface supports single or burst DMA transactions
Polarity control for hardware handshaking interface
Enabling and disabling of individual DMA handshaking interface
Programmable flow control at block transfer level (source, destination or DMAC core)
Software control of source data pre-fetch when destination is flow controller
Combined and separate interrupt requests
Interrupt generation on DMA transfer (multiblock) completion, block transfer
completion, single and burst transaction completion and error condition
Support of interrupt enabling and masking.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com