| Electronic Components Datasheet Search |
|
SPEAR1340 Datasheet(PDF) 14 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR1340 Datasheet(HTML) 14 Page - STMicroelectronics |
|
14 / 200 page ![]() Device functions SPEAr1340 14/200 Doc ID 023063 Rev 4 ● Byte-aligned addressing for data buffer support ● Dual-buffer (ring) or linked-list (chained) descriptor chaining ● Descriptor architecture that allows large blocks of data transfer with minimum CPU intervention ● Comprehensive status reporting for normal operation and transfers with errors ● Individual programmable burst size for transmit and receive DMA engines for optimal host bus utilization ● Programmable interrupt options for different operational conditions ● Complete per-frame transmit/receive interrupt control ● Round-robin or fixed-priority arbitration between receive and transmit engines ● Start/stop modes ● Separate ports for host CSR access and host data interface The GMAC audio video (AV) enables transmission of time-sensitive traffic over bridged local area networks (LANs). The GMAC AV has the following features: ● Compliant to IEEE 802.1-AS standard, version D6.0: specifies the protocol and procedures used to ensure that the synchronization requirements are met for time- sensitive applications ● Compliant to IEEE 802.1-Qav standard, version D6.0: allows the bridges to provide time-sensitive and loss-sensitive real-time audio video data transmission (AV traffic). It specifies the priority regeneration and controlled bandwidth queue draining algorithms that are used in bridges and AV traffic sources ● Supports one additional channel (channel 1) on the transmit and receive paths for AV traffic in 100 Mbps and 1000 Mbps modes. The channel 0 is available by default and carries the legacy best-effort Ethernet traffic on the transmit side. ● Supports IEEE 802.1-Qav specified credit-based shaper (CBS) algorithm for the additional transmit channels ● Provides separate DMA, TxFIFO, and RxFIFO MTL for the additional channel (to avoid “head of line blocking” issues); the system-side interface remains the same. The GMAC has the following additional features for monitoring, testing, and debugging: ● Supports internal loopback on the GMII/MII for debugging ● Provides DMA states (Tx and Rx) as status bits ● Provides debug status register that gives status of FSMs in transmit and receive data- paths and FIFO fill-levels ● Application abort status bits ● MMC (RMON) module in the GMAC core ● Current Tx/Rx buffer pointer as status registers ● Current Tx/Rx descriptor pointer as status registers ● Statistical counters that help in calculating the bandwidth served by each transmit channel when AV support is enabled |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |