Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

SPEAR1340 Datasheet(PDF) 151 Page - STMicroelectronics

Part # SPEAR1340
Description  Dual-core Cortex A9 HMI embedded MPU
PDF  200 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPEAR1340 Datasheet(HTML) 151 Page - STMicroelectronics

Back Button SPEAR1340 Datasheet HTML 147Page - STMicroelectronics SPEAR1340 Datasheet HTML 148Page - STMicroelectronics SPEAR1340 Datasheet HTML 149Page - STMicroelectronics SPEAR1340 Datasheet HTML 150Page - STMicroelectronics SPEAR1340 Datasheet HTML 151Page - STMicroelectronics SPEAR1340 Datasheet HTML 152Page - STMicroelectronics SPEAR1340 Datasheet HTML 153Page - STMicroelectronics SPEAR1340 Datasheet HTML 154Page - STMicroelectronics SPEAR1340 Datasheet HTML 155Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 200 page
background image
SPEAr1340
Timing characteristics
Doc ID 023063 Rev 4
151/200
5
Timing characteristics
This chapter provides the timing characteristics for the synchronous and asynchronous IPs
present in SPEAr1340.
The timings have been calculated under the following operating conditions:
In worst case: V= 0.90 V, T = 125 °C
In best case: V= 1.10 V, T = 40 °C
In Table 58 you will find an explanation of the symbols used in this chapter to describe timing
parameters.
5.1
Reset timing characteristics
Note:
Warm reset can be triggered by software by writing any value to the miscellaneous register
SYS_SW_RES.
Table 58.
Symbol definition
Symbol
Definition
TCLK
Clock period: the time for a complete clock cycle.
TCLKhigh
High-pulse width: the minimum amount of time for the high pulse of the clock.
TCLKlow
Low-pulse width: the minimum amount of time for the low pulse of the clock.
Tsetup (Ts)
Setup time: the minimum amount of time the data signal should be held steady
before the clock event so that the data is reliably sampled.
Thold (Th)
Hold time: the minimum amount of time the data signal should be held steady
after the clock event so that the data is reliably sampled.
TD
Clock-to-output delay: the maximum time required to obtain a valid output after
the clock edge.
Table 59.
Reset timing characteristics
Symbol
Description
Min
Unit
tRP(cold)
MRESETn pin active low state duration for cold
reset (startup time from all supplies up and
stable).
See Figure 14: Cold reset release on page 149)
2ms
tRP(warm)
MRESETn pin active low state duration for warm
reset (minimum pulse width able to reset the
device).
See Figure 15: Warm reset release on
page 149)
500
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com