Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Z8018233FSC Datasheet(PDF) 19 Page - Zilog, Inc.

Part # Z8018233FSC
Description  ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP??
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8018233FSC Datasheet(HTML) 19 Page - Zilog, Inc.

Back Button Z8018233FSC Datasheet HTML 15Page - Zilog, Inc. Z8018233FSC Datasheet HTML 16Page - Zilog, Inc. Z8018233FSC Datasheet HTML 17Page - Zilog, Inc. Z8018233FSC Datasheet HTML 18Page - Zilog, Inc. Z8018233FSC Datasheet HTML 19Page - Zilog, Inc. Z8018233FSC Datasheet HTML 20Page - Zilog, Inc. Z8018233FSC Datasheet HTML 21Page - Zilog, Inc. Z8018233FSC Datasheet HTML 22Page - Zilog, Inc. Z8018233FSC Datasheet HTML 23Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 109 page
background image
3-19
Z80182/Z8L182
ZILOG INTELLIGENT PERIPHERAL
PRELIMINARY
Zilog
DS971820600
s
NRZ, NRZI or FM encoding/decoding. Manchester
Code Decoding (Encoding with External Logic).
s
Baud Rate Generator in each Channel
s
Digital Phase-Locked Loop (DPLL) for Clock Recovery
s
Crystal Oscillator
The following features are implemented in the ESCCfor
the Z80182/Z8L182 only:
s
New 32-bit CRC-32 (Ethernet Polynomial)
s
ESCC Programmable Clock
- programmed to be equal to system clock
divided by one or two
- programmed by Z80182 Enhancement Register
Note: The ESCCprogrammable clock must be
programmed to divide-by-two mode when operating above
the following conditions:
– PHI > 20 MHz at 5.0V
– PHI > 10 MHz at 3.0V
The following features are common to both the ESCC and
the CMOS SCC:
s
Two independent full-duplex channels
s
Synchronous/Isochronous data rates:
- Up to 1/4 of the PCLK using external clock source
- Up to 5 Mbits/sec at 20 MHz PCLK (ESCC).
s
Asynchronous capabilities
- 5, 6, 7 or 8 bits/character (capable of handling
4 bits/character or less)
- 1, 1.5, or 2 stop bits
- Odd or even parity
- Times 1, 16, 32 or 64 clock modes
- Break generation and detection
- Parity, overrun and framing error detection
s
Byte oriented synchronous capabilities:
- Internal or external character synchronization
- One or two sync characters (6 or 8 bits/sync
character) in separate registers
- Automatic Cyclic Redundancy Check (CRC)
generation/detection
s
SDLC/HDLC capabilities:
- Abort sequence generation and checking
- Automatic zero insertion and detection
- Automatic flag insertion between messages
- Address field recognition
- I-field residue handling
- CRC generation/detection
- SDLC loop mode with EOP recognition/loop entry
and exit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com