Z8018233FSC datasheet(58/109 Pages) ZILOG

58 / 109 page

3-58

Z80182/Z8L182

ZILOG INTELLIGENT PERIPHERAL

PRELIMINARY

Zilog

DS971820600

Z182 MISCELLANEOUS CONTROL AND INTERFACE REGISTERS

Table 12b. Data Bus Direction (Z182 Bus Master)

Interrupt Acknowledge Transaction

Intack For

On-Chip

Off-Chip

Peripheral (IEI=1)

Peripheral (IEI=0)

Z80182/Z8L182

Data Bus

(DD

OUT=0)

Z80182/Z8L182

Data Bus

Out

(DD

OUT=1)

Table 13a. Data Bus Direction (Z80182/Z8L182

is not Bus Master)

I/O And Memory Transactions

I/O Write

I/O Read

I/O Write

I/O Read

Write

Read

to On-Chip

From On-Chip

to Off-Chip

From Off-Chip

From

Z80182

Peripherals

Memory

Mode

Refresh

Idle Mode

Z80182

Out

/Z8L182

Data Bus

OUT=0)

Z80182

Out

/Z8L182

Data Bus

(DD

OUT=1)

Table 13b. Data Bus Direction (Z80182/Z8L182

is not Bus Master)

Interrupt Acknowledge Transaction

Intack For

On-Chip

Off-Chip

Peripheral

Z80182/Z8L182

Data Bus

Out

(DD

OUT=0)

Z80182/Z8L182

Data Bus

Out

(DD

OUT=1)

Z8018233FSC Datasheet(PDF) 58 Page - Zilog, Inc.

Z8018233FSC Datasheet(HTML) 58 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL