Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

TNETV1647GSTZWT Datasheet(PDF) 109 Page - Texas Instruments

Click here to check the latest version.
Part # TNETV1647GSTZWT
Description  Digital Media System-on-Chip
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV1647GSTZWT Datasheet(HTML) 109 Page - Texas Instruments

Back Button TNETV1647GSTZWT Datasheet HTML 105Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 106Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 107Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 108Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 109Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 110Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 111Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 112Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 113Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 236 page
background image
TMS320DM6441
www.ti.com
SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010
6.6
Clock PLLs
There are two independently controlled PLLs on DM6441. PLL1 generates the frequencies required for the
DSP, ARM, VICP, DMA, VPFE, and other peripherals. PLL2 generates the frequencies required for the
DDR2 interface and the VPBE in certain modes. The recommended reference clock for both PLLs is the
27-MHz crystal input. The USB2.0 PHY contains a third PLL embedded within it and the 24-MHz oscillator
is its reference clock source. This particular PLL is only usable for USB operation, and is discussed further
in the TMS320DM644x DMSoC Universal Serial Bus (USB) Controller User's Guide (literature number
SPRUE35). See also the TMS320DM644x DMSoC Peripherals Overview Reference Guide (literature
number SPRUE19).
A summary of the PLL controller registers is shown in Table 6-12. For more details, see the
TMS320DM644x DMSoC ARM Subsystem Reference Guide (literature number SPRUE14).
Table 6-12. PLL and Reset Controller Registers Memory Map
HEX ADDRESS RANGE
REGISTER ACRONYM
DESCRIPTION
PLL1 Controller Registers
0x01C4 0800
PID
Peripheral Identification and Revision Information Register
0x01C4 08E4
RSTYPE
Reset Type Register
0x01C4 0900
PLLCTL
PLL Controller 1 Operations Control Register
0x01C4 0910
PLLM
PLL Controller 1 Multiplier Control Register
0x01C4 0918
PLLDIV1
PLL Controller 1 Control-Divider 1 Register (SYSCLK1)
0x01C4 091C
PLLDIV2
PLL Controller 1 Control-Divider 2 Register (SYSCLK2)
0x01C4 0920
PLLDIV3
PLL Controller 1 Control-Divider 3 Register (SYSCLK3)
0x01C4 0928
POSTDIV
PLL Controller 1 Post-Divider Control Register
0x01C4 092C
BPDIV
PLL Controller 1 Bypass Control-Divider Register (SYSCLKBP)
0x01C4 0938
PLLCMD
PLL Controller 1 Command Register
0x01C4 093C
PLLSTAT
PLL Controller 1 Status Register (Shows PLLCTRL Status)
PLL Controller 1 Alignment Control Register
0x01C4 0940
ALNCTL
(Indicates Which SYSCLKs Need to be Aligned for Proper Device Operation)
PLL Controller 1 Divider Change Register
0x01C4 0944
DCHANGE
(Indicates if SYSCLK Divide Ratio has Been Modified)
0x01C4 0948
CKEN
PLL Controller 1 Clock Enable Register
0x01C4 094C
CKSTAT
PLL Controller 1 Clock Status Register (For All Clocks Except SYSCLKx)
0x01C4 0950
PLL Controller 1 System Clock Status 1 Register (Indicates SYSCLK on/off
SYSTAT
Status)
0x01C4 0960
PLLDIV4
PLL Controller 1 Control-Divider 4 Register (SYSCLK4)
0x01C4 0964
PLLDIV5
PLL Controller 1 Control-Divider 5 Register (SYSCLK5)
0x01C4 0C00
PID
Peripheral Identification and Revision Information Register
0x01C4 0D00
PLLCTL
PLL Controller 2 Operations Control Register
0x01C4 0D10
PLLM
PLL Controller 2 Multiplier Control Register
0x01C4 0D18
PLLDIV1
PLL Controller 2 Control-Divider 1 Register (SYSCLK1)
0x01C4 0D1C
PLLDIV2
PLL Controller 2 Control-Divider 2 Register (SYSCLK2)
0x01C4 0D20 - 0x01C4 0D2B
POSTDIV
PLL Controller 2 Post-Divider Control Register
0x01C4 0D2C
BPDIV
PLL Controller 2 Bypass Control-Divider Register (SYSCLKBP)
0x01C4 0D38
PLLCMD
PLL Controller 2 Command Register
0x01C4 0D3C
PLLSTAT
PLL Controller 2 Status Register (Shows PLLCTRL Status)
PLL Controller 2 Alignment Control Register
0x01C4 0D40
ALNCTL
(Indicates Which SYSCLKs Need to be Aligned for Proper Device Operation)
PLL Controller 2 Divider Change Register
0x01C4 0D44
DCHANGE
(Indicates if SYSCLK Divide Ratio has Been Modified)
0x01C4 0D48
CKEN
PLL Controller 2 Clock Enable Register
0x01C4 0D4C
CKSTAT
PLL Controller 2 Clock Status Register (For All Clocks Except SYSCLKx)
Copyright © 2006–2010, Texas Instruments Incorporated
Peripheral and Electrical Specifications
109
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6441



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com