 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TPS65982ABZBHR Datasheet(PDF) 6 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TPS65982ABZBHR Datasheet(HTML) 6 Page - Texas Instruments |
|
|
6 / 121 page  6 TPS65982 SLVSD02D – MARCH 2015 – REVISED JUNE 2019 www.ti.com Product Folder Links: TPS65982 Submit Documentation Feedback Copyright © 2015–2019, Texas Instruments Incorporated Pin Functions PIN TYPE CATEGORY POR STATE DESCRIPTION NO. NAME A1 GND Ground Ground and no connect pins — Ground. Connect all balls to ground plane. A10 SENSEN Analog input External HV-FET control and sense pins and soft start Analog input Positive sense for external high-voltage power-path current-sense resistance. Short pin to VBUS when unused. A11 PP_5V0 Power High-current power pins — 5-V supply for VBUS. Bypass with capacitance CPP_5V0 to GND. Tie pin to GND when unused. A2 LDO_1V8D Power Low-current power pins — Output of the 1.8-V LDO for core digital circuits. Bypass with capacitance CLDO_1V8D to GND. A3 SPI_CLK Digital output Digital core I/O and control pins Digital input SPI serial clock. Ground pin when unused A4 SPI_MISO Digital input Digital core I/O and control pins Digital input SPI serial master input from slave. This pin is used during boot sequence to determine if the flash memory is valid. Refer to the Boot Code section for more details. Ground pin when unused. A5 I2C_SDA2 Digital I/O Digital core I/O and control pins Digital input I2C port 2 serial data. Open-drain output. Tie pin to LDO_3V3 or VDDIO (depending on configuration) through a 10-kΩ resistance when used or unused. A6 PP_HV Power High-current power pins — HV supply for VBUS. Bypass with capacitance CPP_HV to GND. Tie pin to GND when unused. A7 A8 A9 HV_GATE2 Analog output External HV-FET control and sense pins and soft start Short to VBUS External NFET gate control for high-voltage power path. Float pin when unused. B1 VDDIO Power Low-current power pins — VDD for I/O. Some I/Os are reconfigurable to be powered from VDDIO instead of LDO_3V3. When VDDIO is not used, tie pin to LDO_3V3. When not tied to LDO_3V3 and used as a supply input, bypass with capacitance CVDDIO to GND. B10 SENSEP Analog input External HV-FET control and sense pins and soft start Analog input Positive sense for external high-voltage power-path current-sense resistance. Short pin to VBUS when unused. B11 PP_5V0 Power High-current power pins — 5-V supply for VBUS. Bypass with capacitance CPP_5V0 to GND. Tie pin to GND when unused. B2 GPIO0 Digital I/O Digital core I/O and control pins Hi-Z General purpose digital I/O 0. Float pin if it is configured as a push-pull output in the application. Ground pin with a 1-MΩ resistor when unused in the application. B3 SPI_SSZ Digital output Digital core I/O and control pins Digital input SPI slave select. Ground pin when unused. B4 SPI_MOSI Digital output Digital core I/O and control pins Digital input SPI serial master output to slave. Ground pin when unused. B5 I2C_SCL2 Digital I/O Digital core I/O and control pins Digital input I2C port 2 serial clock. Open-drain output. Tie pin to LDO_3V3 or VDDIO (depending on configuration) through a 10-kΩ resistance when used or unused. B6 I2C_IRQ2Z Digital output Digital core I/O and control pins Hi-Z I2C port 2 interrupt. Active-low. Implement externally as an open-drain with a pullup resistance. Float pin when unused. B7 PP_HV Power High-current power pins — HV supply for VBUS. Bypass with capacitance CPP_HV to GND. Tie pin to GND when unused. B8 GND Ground Ground and no connect pins — Ground. Connect all balls to ground plane. B9 HV_GATE1 Analog output External HV-FET control and sense pins and soft start Short to SENSEP External NFET gate control for high-voltage power path. Float pin when unused. C1 I2C_IRQ1Z Digital output Digital core I/O and control pins Hi-Z I2C port 1 interrupt. Active-low. Implement externally as an open-drain with a pullup resistance. Float pin when unused. C10 GPIO4 (HPD TXRX) Digital I/O Digital core I/O and control pins Hi-Z General purpose digital I/O 4. Configured as hot-plug detect (HPD) TX, HPD RX, or both when DisplayPort mode is supported. Ground pin with a 1-MΩ resistor when unused in the application. C11 PP_5V0 Power High-current power pins — 5-V supply for VBUS. Bypass with capacitance CPP_5V0 to GND. Tie pin to GND when unused. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
British ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
