| Electronic Components Datasheet Search |
|
UJA1069 Datasheet(PDF) 36 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
UJA1069 Datasheet(HTML) 36 Page - NXP Semiconductors |
|
36 / 64 page ![]() UJA1069_2 © NXP B.V. 2007. All rights reserved. Preliminary data sheet Rev. 02 — 5 March 2007 36 of 64 NXP Semiconductors UJA1069 LIN fail-safe system basis chip 6.12.12 Register configurations at reset At Power-on, Start-up and Restart mode the setting of the SBC registers is predefined. [1] Depends on history. 12 RO Read Only 1 read the register selected by RRS without writing to the General Purpose register 1 0 read the register selected by RRS and write to the General Purpose register 11 to 0 GP1[11:0] General Purpose bits 1 user-defined 0 user-defined Table 14. General Purpose register 1 and General Purpose Feedback register 1 bit description …continued Bit Symbol Description Value Function Table 15. System Status register: status at reset Symbol Name Power-on Start-up [1] Restart [1] RSS Reset Source Status 0000 (power-on reset) any value except 1100 0000 or 0010 or 1100 or 1110 LWS LIN Wake-up Status 0 (no LIN wake-up) 1 if reset is caused by a LIN wake-up, otherwise no change no change EWS Edge Wake-up Status 0 (no edge detected) 1 if reset is caused by a wake-up via pin WAKE, otherwise no change no change WLS WAKE Level Status actual status actual status actual status TWS Temperature Warning Status 0 (no warning) actual status actual status SDMS Software Development Mode Status actual status actual status actual status ENS Enable Status 0 (EN = LOW) 0 (EN = LOW) 0 (EN = LOW) PWONS Power-on Status 1 (power-on reset) no change no change Table 16. System Diagnosis register: status at reset Symbol Name Power-on Start-up Restart LINFD LIN Failure Diagnosis 00 (no failure) actual status actual status V3D V3 Diagnosis 1 (OK) actual status actual status V1D V1 Diagnosis 0 (fail) actual status actual status Table 17. Interrupt Enable register and Interrupt Enable Feedback register: status at reset Symbol Name Power-on Start-up Restart All all bits 0 (interrupt disabled) no change no change Table 18. Interrupt register: status at reset Symbol Name Power-on Start-up Restart All all bits 0 (no interrupt) 0 (no interrupt) 0 (no interrupt) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |