PSD4235G2 datasheet(13/89 Pages) STMICROELECTRONICS

13 / 89 page

13/89

PSD4235G2

PE3

I/O

CMOS

Open

Drain

PE3 pin of Port E. This port pin can be configured to have the following functions:

1. MCU I/O – standard output or input port.

2. Latched address output.

3. TDO output for the JTAG Serial Interface.

PE4

I/O

CMOS

Open

Drain

PE4 pin of Port E. This port pin can be configured to have the following functions:

1. MCU I/O – standard output or input port.

2. Latched address output.

3. TSTAT output for the JTAG Serial Interface.

4. Ready/Busy output for parallel In-System Programming (ISP).

PE5

I/O

CMOS

Open

Drain

PE5 pin of Port E. This port pin can be configured to have the following functions:

1. MCU I/O – standard output or input port.

2. Latched address output.

3. TERR active Low output for the JTAG Serial Interface.

PE6

I/O

CMOS

Open

Drain

PE6 pin of Port E. This port pin can be configured to have the following functions:

1. MCU I/O – standard output or input port.

2. Latched address output.

3. VSTBY – SRAM stand-by voltage input for SRAM battery backup.

PE7

I/O

CMOS

Open

Drain

PE7 pin of Port E. This port pin can be configured to have the following functions:

1. MCU I/O – standard output or input port.

2. Latched address output.

3. Battery-on Indicator (VBATON). Goes High when power is being drawn from the

external battery.

PF0-PF7

31-38

I/O

CMOS

Open

Drain

These pins make up Port F. These port pins are configurable and can have the following

functions:

1. MCU I/O – standard output or input port.

2. External Chip Select (ECS0-ECS7) outputs, or inputs to CPLD.

3. Latched address outputs.

4. Address A1-A3 inputs in 80C51XA mode (PF0 is grounded)

5. Data bus port (D0-D7) in a non-multiplexed bus configuration.

6. Peripheral I/O mode.

7. MCU reset mode.

PG0-PG7

21-28

I/O

CMOS

Open

Drain

These pins make up Port G. These port pins are configurable and can have the

following functions:

1. MCU I/O – standard output or input port.

2. Latched address outputs.

3. Data bus port (D8-D15) in a non-multiplexed bus configuration.

4. MCU reset mode.

VCC

9, 29,

Supply Voltage

GND

8, 30,

49,

50, 70

Ground pins

Pin Name

Type

Description

PSD4235G2 Datasheet(PDF) 13 Page - STMicroelectronics

PSD4235G2 Datasheet(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL