PSD4235G2 datasheet(56/89 Pages) STMICROELECTRONICS

56 / 89 page

PSD4235G2

56/89

Figure 29. Port A, B and C Structure

Enable Out. The Enable Out register can be read

by the MCU. It contains the output enable values

for a given port. A 1 indicates the driver is in output

mode. A 0 indicates the driver is in tri-state and the

pin is in input mode.

Ports A, B and C – Functionality and Structure

Ports A, B and C have similar functionality and

structure, as shown in Figure 29. The ports can be

configured to perform one or more of the following

functions:

MCU I/O Mode

CPLD Output – Macrocells McellA7-McellA0

can be connected to Port A. McellB7-McellB0

can be connected to Port B. External Chip

Select (ECS7-ECS0) can be connected to Port

C or Port F.

CPLD Input – Via the Input Macrocells (IMC).

Address In – Additional high address inputs

using the Input Macrocells (IMC).

Open Drain/Slew Rate – pins PC7-PC0 can be

configured to fast slew rate. Pins PA7-PA0 can

be configured to Open Drain mode.

DATA OUT

MCELL7-MCELL0 (Port A)

MCELLB7-MCELLB0 (Port B)

Ext.CS (Port C)

ENABLE PRODUCT TERM (.OE)

READ MUX

CPLD - INPUT

DIR Register

INPUT

MACROCELL

ENABLE OUT

DATA IN

OUTPUT

SELECT

OUTPUT

MUX

PORT Pin

DATA OUT

AI04936

PSD4235G2 Datasheet(PDF) 56 Page - STMicroelectronics

PSD4235G2 Datasheet(HTML) 56 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL