AT89C51ID2-RDTIM datasheet(119/159 Pages) ATMEL

119 / 159 page

119

AT89C51ID2

4289A–8051–09/03

Table 88. Program Lock Bits

Note:

U: unprogrammed or "one" level.

P: programmed or "zero" level.

X: do not care

WARNING: Security level 2 and 3 should only be programmed after Flash and code

verification.

These security bits protect the code access through the parallel programming interface.

They are set by default to level 4. The code access through the ISP is still possible and

is controlled by the "software security bits" which are stored in the extra Flash memory

accessed by the ISP firmware.

To load a new application with the parallel programmer, a chip erase must first be done.

This will set the HSB in its inactive state and will erase the Flash memory. The part ref-

erence can always be read using Flash parallel programming modes.

Default Values

The default value of the HSB provides parts ready to be programmed with ISP:

•

BLJB: Programmed force ISP operation.

•

X2: Unprogrammed to force X1 mode (Standard Mode).

•

XRAM: Unprogrammed to valid XRAM

•

LB2-0: Security level four to protect the code from a parallel access with maximum

security.

Software Registers

Several registers are used, in factory and by parallel programmers. These values are

used by Atmel ISP.

These registers are in the "Extra Flash Memory" part of the Flash memory. This block is

also called "XAF" or eXtra Array Flash. They are accessed in the following ways:

•

Commands issued by the parallel memory programmer.

•

Commands issued by the ISP software.

•

Calls of API issued by the application software.

Several software registers described in Table 89.

Program Lock Bits

Protection description

Security

level

LB0

LB1

LB2

No program lock features enabled.

MOVC instruction executed from external program memory is disabled

from fetching code bytes from internal memory, EA is sampled and

latched on reset, and further parallel programming of the on chip code

memory is disabled.

ISP and software programming with API are still allowed.

Writing EEprom Data from external parallel programmer is disabled but

still allowed from internal code execution.

Same as 2, also verify code memory through parallel programming

interface is disabled.

Writing And Reading EEPROM Data from external parallel programmer

is disabled but still allowed from internal code execution..

Same as 3, also external execution is disabled. (Default)

AT89C51ID2-RDTIM Datasheet(PDF) 119 Page - ATMEL Corporation

AT89C51ID2-RDTIM Datasheet(HTML) 119 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL