JS28F512P30TFA datasheet(69/86 Pages) MICRON

69 / 86 page

Datasheet

Sept 2012

Order Number:208042-0

P30-65nm

Table 40: Partition Region 1 Information (Sheet 2 of 2

Offset

P=10Ah

Description

(Optional flash features and commands)

Len

Addr.

(P+2C)h

Partition Region 1 Erase Block Type 1 Information

136:

(P+2D)h

bits 0-15 = y, y+1 = # identical-size erase blks in a partition

137:

(P+2E)h

bits 16-31 = z, region erase block(s) size are z x 256 bytes

138:

(P+2F)h

139:

(P+30)h

Partition 1 (Erase Block Type 1)

213A:

(P+31)h

Block erase cycles x 1000

13B:

(P+32)h

Partition 1 (erase block Type 1) bits per cell; internal EDAC

13C:

bits 0-3 = bits per cell in erase region

bit 4 = internal EDAC used (1=yes, 0=no)

bits 5-7 = reserve for future use

(P+33)h

Partition 1 (erase block Type 1) page mode and synchronous mode capabilities defined in Table

113D:

bit 0 = page-mode host reads permitted (1=yes, 0=no)

bit 1 = synchronous host reads permitted (1=yes, 0=no)

bit 2 = synchronous host w rites permitted (1=yes, 0=no)

bits 3-7 = reserved for future use

(P+34)h

Partition Region 1 (Erase Block Type 1) Programming Region Information

bits 0-7 = x, 2^x = Programming Region aligned size (bytes)

613E:

(P+35)h

bits 8-14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)

13F:

(P+36)h

bits 16-23 = y = Control Mode valid size in bytes

140:

(P+37)h

bits 24-31 = Reserved

141:

(P+38)h

bits 32-39 = z = Control Mode invalid size in bytes

142:

(P+39)h

bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:32)

143:

(P+3A)h

Partition Region 1 Erase Block Type 2 Information

144:

(P+3B)h

bits 0-15 = y, y+1 = # identical-size erase blks in a partition

145:

(P+3C)h

bits 16-31 = z, region erase block(s) size are z x 256 bytes

146:

(P+3D)h

147:

(P+3E)h

Partition 1 (Erase Block Type 2)

148:

(P+3F)h

Block erase cycles x 1000

149:

(P+40)h

Partition 1 (erase block Type 2) bits per cell; internal EDAC

14A:

bits 0-3 = bits per cell in erase region

bit 4 = internal EDAC used (1=yes, 0=no)

bits 5-7 = reserve for future use

(P+41)h

Partition 1 (erase block Type 2) page mode and synchronous mode capabilities defined in Table

114B:

bit 0 = page-mode host reads permitted (1=yes, 0=no)

bit 1 = synchronous host reads permitted (1=yes, 0=no)

bit 2 = synchronous host w rites permitte

(P+42)h

(P+43)h

(P+44)h

(P+45)h

Partition Region 1 (Erase Block Type 2) Programming Region Information

bits 0-7 = x, 2^x = Programming Region aligned size (bytes)

bits 8-14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)

bits 16-23 = y = Control Mode valid size in bytes

bits 24-31 = Reserved

bits 32-39 = z = Control Mode invalid size in bytes

bits 40-46 = Reserved;

bit 47 = Legacy flash operation (ignore 23:16 & 39:32)

14C:

14D:

14E:

150:

151:

JS28F512P30TFA Datasheet(PDF) 69 Page - Micron Technology

JS28F512P30TFA Datasheet(HTML) 69 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL