JS28F512P30TFA datasheet(26/86 Pages) MICRON

26 / 86 page

P30-65nm

Datasheet

Sept 2012

Order Number: 208042-0

With adequate continuity testing, programming equipment can rely on the WSM’s

internal verification to ensure that the device has programmed properly. This eliminates

the external post-program verification and its associated overhead.

8.3.1

BEFP Requirements and Considerations

Note:

Word buffer boundaries in the array are determined by A[9:1] (0x000 through 0x1FF). The alignment start point is A[9:1]

= 0x000.

Notes:

Some degradation in performance may occur is this limit is exceeded, but the internal algorithm continues to work

properly.

If the internal address counter increments beyond the block’s maximum address, addressing wraps around to the

beginning of the block.

If the number of words is less than 512, remaining locations must be filled with 0xFFFF.

8.3.2

BEFP Setup Phase

After receiving the BEFP Setup and Confirm command sequence, Status Register bit

SR.7 (Ready) is cleared, indicating that the WSM is busy with BEFP algorithm startup. A

delay before checking SR.7 is required to allow the WSM enough time to perform all of

its setups and checks (Block-Lock status, VPP level, etc.). If an error is detected, SR.4

is set and BEFP operation terminates. If the block was found to be locked, SR.1 is also

set. SR.3 is set if the error occurred due to an incorrect VPP level.

Note:

Reading from the device after the BEFP Setup and Confirm command sequence outputs

Status Register data. Do not issue the Read Status Register command; it will be

interpreted as data to be loaded into the buffer.

Table 10: BEFP Requirements

Parameter/Issue

Requirement

Notes

Case Temperature

TC = 30°C ± 10°C

VCC

Nominal Vcc

VPP

Driven to VPPH

Setup and Confirm

Target block must be unlocked before issuing the BEFP Setup and Confirm commands.

Programming

The first-word address (WA0) of the block to be programmed must be held constant

from the setup phase through all data streaming into the target block, until transition

to the exit phase is desired.

Buffer Alignment

WA0 must align with the start of an array buffer boundary.

Table 11: BEFP Considerations

Parameter/Issue

Requirement

Notes

Cycling

For optimum performance, cycling must be limited below 50 erase cycles per block.

Programming blocks

BEFP programs one block at a time; all buffer data must fall within a single block.

Suspend

BEFP cannot be suspended.

Programming the flash

memory array

Programming to the flash memory array can occur only when the buffer is full.

JS28F512P30TFA Datasheet(PDF) 26 Page - Micron Technology

JS28F512P30TFA Datasheet(HTML) 26 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL