AD9920ABBCZ datasheet(88/112 Pages) AD

88 / 112 page

AD9920A

Rev. B | Page 88 of 112

CIRCUIT LAYOUT INFORMATION

The PCB layout is critical in achieving good image quality from

the AD9920A. All of the supply pins, particularly the AVDD,

TCVDD, RGVDD, and HVDD pins, must be decoupled to

ground with good quality, high frequency chip capacitors. The

decoupling capacitors should be located as close as possible to

the supply pins and should have a very low impedance path to a

continuous ground plane. If possible, there should be a 4.7 μF

or larger value bypass capacitor for each main supply—AVDD,

HVDD, and DRVDD—although this is not necessary for each

individual pin. In most applications, the supply for RGVDD and

HVDD is shared, which can be done as long as the individual

supply pins are separately bypassed with 0.1 μF capacitors. A

separate 3 V supply can also be used for DRVDD, but this supply

pin should still be decoupled to the same ground plane as the

rest of the chip. A separate ground for DRVSS is not recommended.

The analog bypass pins (REFT and REFB) should be carefully

decoupled to ground as close as possible to their respective pins.

The analog input (CCDIN) capacitor should be located close to

the pin.

The H1 to H8, HL, and RG traces should be designed to have

low inductance to minimize distortion of the signals. The com-

plementary signals, H1/H3/H5/H7 and H2/H4/H6/H8, should

be routed as close together and as symmetrically as possible to

minimize mutual inductance. Heavier PCB traces are recom-

mended because of the large transient current demand on H1

to H8 by the CCD. If possible, physically locating the AD9920A

closer to the CCD reduces the inductance on these lines. The

routing path should be as direct as possible from the AD9920A

to the CCD.

Note that it is recommended that all H1 to H8 outputs on the

AD9920A be used together for maximum flexibility in drive

strength settings. A typical CCD with H1 and H2 inputs should

have only the AD9920A H1, H3, H5, and H7 outputs connected

together to drive CCD H1, and only the AD9920A H2, H4, H6,

and H8 outputs connected together to drive CCD H2.

Similarly, a CCD with H1, H2, H3, and H4 inputs should have

the following:

•

H1 and H3 connected to CCD H1

•

H2 and H4 connected to CCD H2

•

H5 and H7 connected to CCD H3

•

H6 and H8 connected to CCD H4

TYPICAL 3 V SYSTEM

The AD9920A typical circuit connections for a 3 V system are

shown in Figure 110 and Figure 112. This application uses an

external 3.3 V supply, which is connected to the LDO input of

the AD9920A. The LDO provides 1.8 V to the AVDD, TCVDD,

and DVDD pins.

EXTERNAL CRYSTAL APPLICATION

The AD9920A contains an on-chip oscillator for driving an

external crystal. Figure 108 shows an example application using

a typical 27 MHz crystal. There is an internal feedback resistor

(typical value ≈ 7 MΩ). However, in the event that the internal

resistance is too high and prevents proper crystal operation, an

external resistor can be added in parallel. The value of this

external resistor is typically between 1 MΩ and 2 MΩ. For the

exact value of this resistor and other necessary external resistors

and capacitors, it is best to consult the crystal manufacturer.

Note that a 2× crystal is not recommended for use with the

CLO oscillator circuit. The crystal frequency should not exceed

40.5 MHz.

5pF TO 20pF

CLI

CLO

AD9920A

XTAL

~7M

Ω

USER DEFINED

~375

Ω

Figure 108. Crystal Application Using CLI/CLO

AD9920ABBCZ Datasheet(PDF) 88 Page - Analog Devices

AD9920ABBCZ Datasheet(HTML) 88 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL