CS89712 datasheet(91/170 Pages) CIRRUS

91 / 170 page

CS89712

DS502PP2

3.6.3

INTSR2 Interrupt Status Register 2 (address 0x8000.1240)

This register is an extension of INTSR1, containing status bits for backward compatibility with CL-PS7111. The in-

terrupt status register also reflects the current state of the new interrupt sources within the CS89712. Each bit is set

if the appropriate interrupt is active. The interrupt assignment is given in Table 43.

3.6.4

INTMR2 Interrupt Mask Register 2 (address 0x8000.1280)

This register is an extension of INTMR1, containing interrupt mask bits for the backward compatibility with the CL-

PS7111. Please refer to INTSR2 for individual bit details.

15:14

11:3

Reserved

URXINT2

UTXINT2

Reserved

SS2TX

SS2RX

KBDINT

Bit

Description

KBDINT: Keyboard interrupt. This interrupt is generated whenever a key is pressed, from the log-

ical OR of the first 6 or all 8 of the Port A inputs (depending on the state of the KBD6 bit in the

SYSCON2 register. The interrupt request is latched and can be de-asserted by writing to the

KBDEOI location.

Note: KBDINT is not deglitched.

SS2RX: Synchronous serial interface 2 receives FIFO half or greater full interrupt. This is gener-

ated when RX FIFO contains 8 or more half-words. This interrupt is cleared only when the RX

FIFO is emptied or one SSI2 clock after RX is disabled.

SS2TX: Synchronous serial interface 2 transmit FIFO less than half empty interrupt. This is gen-

erated when TX FIFO contains fewer than 8 byte pairs. This interrupt gets cleared by loading the

FIFO with more data or disabling the TX. One synchronization clock required when disabling the

TX side before it takes effect.

UTXINT2: UART2 transmit FIFO half empty interrupt. The function of this interrupt source

depends on whether the UART2 FIFO is enabled. If the FIFO is disabled (FIFOEN bit is clear in

the UART2 bit rate and line control register), this interrupt will be active when there is no data in

the UART2 TX data holding register and be cleared by writing to the UART2 data register. If the

FIFO is enabled, this interrupt will be active when the UART2 TX FIFO is half or more empty and

is cleared by filling the FIFO to at least half full.

URXINT2: UART2 receive FIFO half full interrupt. The function of this interrupt source depends

on whether the UART2 FIFO is enabled. If the FIFO is disabled, this interrupt will be active when

there is valid RX data in the UART2 RX data holding register and be cleared by reading this data.

If the FIFO is enabled, this interrupt will be active when the UART2 RX FIFO is half or more full or

if the FIFO is non-empty, and no more characters have been received for a three-character time-

out period, t is cleared by reading all the data from the RX FIFO.

Table 43. INSTR2

15:14

11:3

Reserved

URXINT2

UTXINT2

Reserved

SS2TX

SS2RX

KBDINT

CS89712 Datasheet(PDF) 91 Page - Cirrus Logic

CS89712 Datasheet(HTML) 91 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL