OR3LP26B datasheet(18/184 Pages) AGERE

18 / 184 page

ORCA OR3LP26B FPSC

Data Sheet

Embedded Master/Target PCI Interface

March 2000

Lucent Technologies Inc.

PCI Bus Core Detailed Description (continued)

Table 6. FIFO Flags Provided to FPGA Application

PCI Bus Pin Information

This section describes signals on the PCI bus interface and at the embedded core/FPGA interface. Some signal

definitions change name and location based on the mode of operation. Modes of operation are described following

the signal descriptions. PCI bus signal package pin locations can be found in Table 70.

Table 7. PCI Bus Pin Descriptions

Write Operation

Read Operation

FPGA Side

PCI Side

FPGA Side

PCI Side

Master Operation

mw_fulln

mw_emptyn

mr_emptyn

mr_fulln

mw_afulln

mr_aemptyn

Target Operation

tw_emptyn

tw_fulln

tr_fulln

tr_emptyn

tw_aemptyn

tr_afulln

Symbol

I/O

Description

System Pins

clk

Clock. Provides timing for all transactions on the PCI bus and is an input to the

OR3LP26B device. All PCI signals, except rstn and intan, are sampled on the ris-

ing edge of clk, and all other PCI bus timing parameters are defined with respect to

this edge. The signal clk operates up to 66 MHz, and the minimum frequency is dc.

rstn

Reset. An active-low signal used to reset the entire PCI bus. rstn is asynchronous

to clk. During rstn, all PCI output signals are 3-stated.

Address and Data Pins

ad[31:0]

I/O

Address and Data. Multiplexed on the same PCI pins. A PCI bus transaction con-

sists of an address phase followed by one or more data phases.

During data phases, ad[7:0] contain the least significant byte and ad[31:24] con-

tain the most significant byte. During memory commands, the ad[31:2] lines spec-

ify the address and ad[1:0] specify the type of bursting sequence to use. The table

below outlines the bursting sequence based on the values of ad[1:0].

ad[1:0] Bursting sequence.

Linear incrementing.

Disconnect after first transfer.

c_ben[3:0]

I/O

Bus Command and Byte Enables. Active-low signals multiplexed on the same

PCI pins. During the address phase of a transaction, c_ben[3:0] define the bus

command. During the data phase, c_ben[3:0] are used as byte enables. The byte

enables are valid for the entire data phase and determine which byte lanes carry

meaningful data.

par

I/O

Parity. Specifies even parity across ad[31:0] and c_ben[3:0]. par is stable and

valid one clock after the address phase. For data phases, par is stable and valid

one clock after irdyn is asserted on a write transaction or trdyn is asserted on a

read transaction. Once par is valid, it remains valid until one clock after the comple-

tion of the current data phase. The Master drives par for address and write data

phases; the Target drives par for read data phases.

OR3LP26B Datasheet(PDF) 18 Page - Agere Systems

OR3LP26B Datasheet(HTML) 18 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL