Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

OR3LP26B Datasheet(PDF) 31 Page - Agere Systems

Part # OR3LP26B
Description  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

OR3LP26B Datasheet(HTML) 31 Page - Agere Systems

Back Button OR3LP26B Datasheet HTML 27Page - Agere Systems OR3LP26B Datasheet HTML 28Page - Agere Systems OR3LP26B Datasheet HTML 29Page - Agere Systems OR3LP26B Datasheet HTML 30Page - Agere Systems OR3LP26B Datasheet HTML 31Page - Agere Systems OR3LP26B Datasheet HTML 32Page - Agere Systems OR3LP26B Datasheet HTML 33Page - Agere Systems OR3LP26B Datasheet HTML 34Page - Agere Systems OR3LP26B Datasheet HTML 35Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 184 page
background image
Lucent Technologies Inc.
31
Data Sheet
ORCA OR3LP26B FPSC
March 2000
Embedded Master/Target PCI Interface
Lucent Technologies Inc.
PCI Bus Core Detailed Description Dual Port (continued)
Table 10. Bit Definitions on FPGA/PCI Core Interface (continued)
* Command Codes (codes correspond to PCI bus command codes):
0000 Not Used (interrupt acknowledge not implemented)
0001 Not Used (special cycle not implemented)
0010 I/O Read
0011 I/O Write
0100 Reserved (per PCI specification)
0101 Reserved (per PCI specification)
0110 Memory Read
0111 Memory Write
1000 Reserved (per PCI specification)
1001 Reserved (per PCI specification)
1010 Configuration Read
1011 Configuration Write
1100 Memory Read Multiple
1101 Not Used (dual address operation is indicated via separate signal)
1110 Memory Read Line
1111 Memory Write and Invalidate
Table 11. Address Cycle Sequences for Various Operations
Bits
Name
Description
F. Dual-Port Target Write & Read, Command and Address
tstatecntr = 0
datatofpgax[7:4]
—
Unused
datatofpgax[3]
Burst_I
Burst indication (active-high)
datatofpgax[2]
DA
Dual address indicator (active-high)
datatofpgax[1:0]
—
Unused
datatofpga[63:32]
A3 & A2
Address words 3 and 2
datatofpga[31:0]
A1 & A0
Address words 1 and 0
tcmd[3:0]
tcmd
Target command opcode*
G. Dual-Port Target Write, Data
tstatecntr = 4
datatofpgax[7:0]
BE7—BE0
Byte enables (active-low)
datatofpga[63:0]
D7—D0
Data bytes 7 to 0
H. Dual-Port Target Read, Data
tstatecntr = 4
datafmfpgax[7:0]
—
Unused
datafmfpga[63:0]
D7—D0
Data bytes 7 to 0
Operation
Address
Mode
Supplied
Address
New Burst
Length
Address Cycle
Sequence
(Once Only)
Data Cycle
Sequence
(Repeats)
Master Write
SA
31:0
NA
A
B
DA
63:0
NA
A
B
Master Read
SA
31:0
C
NA
E
DA
63:0
C
D
E
Target Write
SA
31:0
NA
F
G
DA
63:0
NA
F
G
Target Read
SA
31:0
NA
F
H
DA
63:0
NA
F
H



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com