Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

OR3LP26B Datasheet(PDF) 67 Page - Agere Systems

Part # OR3LP26B
Description  Field-Programmable System Chip (FPSC) Embedded Master/Target PCI Interface
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AGERE [Agere Systems]
Direct Link  
Logo AGERE - Agere Systems

OR3LP26B Datasheet(HTML) 67 Page - Agere Systems

Back Button OR3LP26B Datasheet HTML 63Page - Agere Systems OR3LP26B Datasheet HTML 64Page - Agere Systems OR3LP26B Datasheet HTML 65Page - Agere Systems OR3LP26B Datasheet HTML 66Page - Agere Systems OR3LP26B Datasheet HTML 67Page - Agere Systems OR3LP26B Datasheet HTML 68Page - Agere Systems OR3LP26B Datasheet HTML 69Page - Agere Systems OR3LP26B Datasheet HTML 70Page - Agere Systems OR3LP26B Datasheet HTML 71Page - Agere Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 184 page
background image
Lucent Technologies Inc.
67
Data Sheet
ORCA OR3LP26B FPSC
March 2000
Embedded Master/Target PCI Interface
Lucent Technologies Inc.
PCI Bus Core Detailed Description Dual Port (continued)
Target Read Memory Burst, Delayed Transaction
Figure 22 (PCI bus) and Figure 23 (FPGA bus) show the timing for a Target memory burst read of four Quadwords
handled as a delayed transaction. The FPGA application indicates its desire to do this by asserting signal deltrn.
On the PCI interface (Figure 22), three transactions are shown. In the first, the PCI core responds to the request
after determining that the address matches one of its BARs by asserting devseln. However, since delayed transac-
tion has been specified by the FPGA application by asserting signal deltrn, the PCI core issues a retry. The PCI
core now waits for the FPGA application to load the Target read FIFO; until this occurs, all memory and I/O
accesses result in retries as exemplified by the second transaction in Figure 22. After the required data is loaded
(either the first data word or a complete FIFO contents, depending on whether the Target read PCI bus hold signal
trpcihold is deasserted or asserted, respectively), the actual data transfer will occur as shown in the third transac-
tion in Figure 22. The FPGA interface timing is as shown in Figure 23. This is similar to the timing for a Target non-
burst read as shown in Figure 20 except that multiple data cycles are required as long as trlastcycn is inactive-
high.
5-8862fF).a
Figure 22. Target Memory Read 32-Byte Burst, Delayed (PCI Bus, 64-Bit)
Ta0 Ta1 Ta2 Ta3 Ta4 Ta5 Ta6 Ta7 Tb1 Tb2 Tb3 Tb4 Tb5 Tb6 Tb7 Tc1 Tc2 Tc3 Tc4 Tc5 Tc6 Tc7 Tc8 Tc9
X
ADRS
X
X ADRS
X
X ADRS
X
D0
D1
D2
D3
X
CMD
BE0
X
X CMD
BE0
X
X CMD
BE0
BE1 BE2 BE3
X
clk
framen
ad
c_ben
irdyn
devseln
trdyn
stopn
TRANSACTION #1: ADDRESS, BYTE ENABLES,
AND COMMAND LATCHED AS A
DELAYED READ REQUEST.
TRANSACTION #2: DISCONNECTED W/O DATA
BECAUSE READ OPERATION NOT COMPLETED.
TRANSACTION #3: NORMAL COMPLETION
BECAUSE READ OPERATION COMPLETED.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com