SPC564A80L7 datasheet(17/157 Pages) STMICROELECTRONICS

17 / 157 page

SPC564A74L7, SPC564A80B4, SPC564A80L7

Introduction

Doc ID 15399 Rev 9

17/157

GPIO block provides uniform and discrete input/output control of the I/O pins of the MCU.

The reset controller performs reset monitoring of internal and external reset sources, and

drives the RSTOUT pin. Communication between the SIU and the e200z4 CPU core is via

the crossbar switch. The SIU provides the following features:

●

System configuration

–

MCU reset configuration via external pins

–

Pad configuration control for each pad

–

Pad configuration control for virtual I/O via DSPI serialization

●

System reset monitoring and generation

–

Power-on reset support

–

Reset status register provides last reset source to software

–

Glitch detection on reset input

–

Software controlled reset assertion

●

External interrupt

–

Rising or falling edge event detection

–

Programmable digital filter for glitch rejection

–

Critical Interrupt request

–

Non-Maskable Interrupt request

●

GPIO

–

Centralized control of I/O and bus pins

–

Virtual GPIO via DSPI serialization (requires external deserialization device)

–

Dedicated input and output registers for setting each GPIO and Virtual GPIO pin

●

Internal multiplexing

–

Allows serial and parallel chaining of DSPIs

–

Allows flexible selection of eQADC trigger inputs

–

Allows selection of interrupt requests between external pins and DSPI

1.5.8

Flash memory

The SPC564A80 provides up to 4 MB of programmable, non-volatile, flash memory. The

non-volatile memory (NVM) can be used to store instructions or data, or both. The flash

module includes a Fetch Accelerator that optimizes the performance of the flash array to

match the CPU architecture. The flash module interfaces the system bus to a dedicated

flash memory array controller. For CPU ‘loads’, DMA transfers and CPU instruction fetch, it

supports a 64-bit data bus width at the system bus port, and 128- and 256-bit read data

interfaces to flash memory. The module contains a prefetch controller which prefetches

sequential lines of data from the flash array into the buffers. Prefetch buffer hits allow no-wait

responses.

The flash memory provides the following features:

●

Supports a 64-bit data bus for instruction fetch, CPU loads and DMA access. Byte,

halfword, word and doubleword reads are supported. Only aligned word and

doubleword writes are supported.

●

Fetch Accelerator

–

Architected to optimize the performance of the flash

–

Configurable read buffering and line prefetch support

SPC564A80L7 Datasheet(PDF) 17 Page - STMicroelectronics

SPC564A80L7 Datasheet(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL