D950-CORE datasheet(71/89 Pages) STMICROELECTRONICS

71 / 89 page

71/89

D950-Core

XER0/1: X-memory space control registers

After reset, XER0/1 default values are 0x83EF/0x83FF

IM:

Intel/ Motorola

0: Motorola type for memories

1: Intel type for memories (def.)

EN_X:

Enable for X-space data exchanges

XA15 / XA10 X-memory space map for boundary on-chip or off-chip

W3 / W0:

Wait state count (1 to 16) for off-chip access (X-memory space)

YER0/1: Y-memory space control registers

After reset, YER0/1 default values are 0x83EF/0x83FF

IM:

Intel / Motorola

0: Motorola type for memories

1: Intel type for memories (def.)

EN_Y:

Enable for Y-space data exchanges

YA15 / YA10: Y-memory space Map for boundary on-chip or off-chip

W3 / W0:

Wait state count (1 to 16) for off-chip access (Y-memory space)

IER0/1: Instruction memory control registers

After reset, IER0/1 default values are 0x83EF/0x83FF

IM:

Intel / Motorola

0: Motorola type for memories

1: Intel type for memories (def.)

EN_I:

Enable for I-space data exchanges

IA15 / IA10:

I-memory space Map for boundary on-chip or off-chip

W3 / W0:

Wait state count (1 to 16) for off-chip access (I-memory space)

9876543210

EN_X

----

XA15

XA14

XA13

XA12

XA11

XA10

9876543210

EN_Y

----

YA15

YA14

YA13

YA12

YA11

YA10

9876543210

EN_I

----

IA15

IA14

IA13

IA12

IA11

IA10

D950-CORE Datasheet(PDF) 71 Page - STMicroelectronics

D950-CORE Datasheet(HTML) 71 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL