Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

D950-CORE Datasheet(PDF) 78 Page - STMicroelectronics

Part # D950-CORE
Description  16-Bit Fixed Point Digital Signal Processor DSP Core
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

D950-CORE Datasheet(HTML) 78 Page - STMicroelectronics

Back Button D950-CORE Datasheet HTML 74Page - STMicroelectronics D950-CORE Datasheet HTML 75Page - STMicroelectronics D950-CORE Datasheet HTML 76Page - STMicroelectronics D950-CORE Datasheet HTML 77Page - STMicroelectronics D950-CORE Datasheet HTML 78Page - STMicroelectronics D950-CORE Datasheet HTML 79Page - STMicroelectronics D950-CORE Datasheet HTML 80Page - STMicroelectronics D950-CORE Datasheet HTML 81Page - STMicroelectronics D950-CORE Datasheet HTML 82Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 89 page
background image
78/89
D950-Core
7.4.2 I/O interface
The terms input and output are related to the DMA controller, external is related to the AS-
DSP.
Referring to the D950-Core pin description, the interrupt controller I/O interface signals are of
different types:
On the D950-Core Side
•HOLD (hold request / output)
HOLDACK (hold acknowledge / input)
CLK (clock / input)
INCYCLE (clock / input)
On the Internal Memory Side
XA0/XA15 (Y address bus) with associated control signals (output):
XRD (read / output)
XWR (write / output)
XBS (bus strobe / output)
YA0/YA15 (Y address bus) and YD0/YD15 (Y data bus) with their associated
control signals (clock / input):
YRD (read / input/output)
YWR (write / input/output)
YBS (bus strobe / output)
IA0/IA15 (I address bus) with associated control signals (output):
IRD (read / output)
IWR (write / output)
IBS (bus strobe / output)
On the Interrupt Controller Side
DIT(3:0) (interrupt request / output)
•DIT_AND (common interrupt request / output)
On the External Side
•DMARQ(3:0) (request / one input per channel)
DMACK(3:0) (acknowledge / one output per channel)
DIP_ENA (DITi output enable / input)
RESET (reset / input)
•DTACK (cycle extension / input),
8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com