| Electronic Components Datasheet Search |
|
D950-CORE Datasheet(PDF) 84 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
D950-CORE Datasheet(HTML) 84 Page - STMicroelectronics |
|
84 / 89 page ![]() 84/89 D950-Core The Emulation resources (see Figure 7.7) include: • Four Breakpoint registers (BP0, BP1, BP2, BP3) which can be affected by Program or Data memory. • Breakpoint counter (BPC). • Program Counter Trace Buffer (PCB) able to store the address of the 6 last executed instructions. • Three control registers for Breakpoint condition programming. • Control logic for instruction execution through the PC-board emulator control. Figure 7.7 D950-Core Emulation Block Diagram The emulation and TAP controller interfaces (see Table 2.7 and Table 2.8) include pins of different types: • Scan control (TDI, TDO, TCK). • TAP instructions • TAP controller states (UPDATE). • Emulation control (ERQ, IDLE, SNAP, HALTACK, AIEBP, AXEBP, AYEBP). BP registers Comparators XA / YA XD / YD IA Control Registers Control Logic PC trace ERQ, IDLE, SNAP RD/WR PCU TAP IA |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |