Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AT697F Datasheet(PDF) 23 Page - ATMEL Corporation

Part # AT697F
Description  Rad-Hard 32 bit SPARC V8 Processor
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F Datasheet(HTML) 23 Page - ATMEL Corporation

Back Button AT697F Datasheet HTML 19Page - ATMEL Corporation AT697F Datasheet HTML 20Page - ATMEL Corporation AT697F Datasheet HTML 21Page - ATMEL Corporation AT697F Datasheet HTML 22Page - ATMEL Corporation AT697F Datasheet HTML 23Page - ATMEL Corporation AT697F Datasheet HTML 24Page - ATMEL Corporation AT697F Datasheet HTML 25Page - ATMEL Corporation AT697F Datasheet HTML 26Page - ATMEL Corporation AT697F Datasheet HTML 27Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 155 page
background image
AT697F ADVANCE INFORMATION
23
7703C–AERO–6/09
Asynchronous
Traps / Interrupts
The AT697F handles up to 15 interrupts. The interrupt controller is used to prioritize and propa-
gate interrupts requests from internal or external devices to the integer unit.
Figure 7. Interrupt Controller Block Diagram
Interrupt Pending Reg.
ITP
Interrupt Force Reg.
ITF
Interrupt Mask & Priority Reg.
ITMP
Interrupt Clear Reg.
ITC
I/O Interrupt Reg.
IOIT1
priority
mask
trap1x generation
PIO[15:0]
Internal Interrupt
(Timer1, Uart1,...)
Interrupt Sources
IOIT2
Operation
When an interrupt is generated, the corresponding bit is set in the interrupt pending register
(ITP). The pending bits are ANDed with the interrupt mask register and then forwarded to the pri-
ority selector. The highest interrupt from priority level 1 will be forwarded to the IU - if no
unmasked pending interrupt exists on priority level 1, then the highest unmasked interrupt from
priority level 0 is forwarded.
When the IU acknowledges the interrupt, the corresponding pending bit will automatically be
cleared.
Interrupt can also be forced by setting a bit in the interrupt force register. In this case, the IU
acknowledgement will clear the force bit rather than the pending bit.
After reset, the interrupt mask register is set to all zeros while the remaining control registers are
undefined.
Interrupt List
The following table presents the assignement of the interrupts.
Table 9. Interrupt Overview
Interrupt
TT (Trap Type)
Source
15
0x1F
I/O interrupt [7]
14
0x1E
PCI
13
0x1D
I/O interrupt [6]
12
0x1C
I/O interrupt [5]
11
0x1B
DSU trace buffer
10
0x1A
I/O interrupt [4]
9
0x19
Timer 2
8
0x18
Timer 1
7
0x17
I/O interrupt [3]
6
0x16
I/O interrupt [2]
5
0x15
I/O interrupt [1]
4
0x14
I/O interrupt [0]
3
0x13
UART 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com