Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AT697F Datasheet(PDF) 62 Page - ATMEL Corporation

Part # AT697F
Description  Rad-Hard 32 bit SPARC V8 Processor
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F Datasheet(HTML) 62 Page - ATMEL Corporation

Back Button AT697F Datasheet HTML 58Page - ATMEL Corporation AT697F Datasheet HTML 59Page - ATMEL Corporation AT697F Datasheet HTML 60Page - ATMEL Corporation AT697F Datasheet HTML 61Page - ATMEL Corporation AT697F Datasheet HTML 62Page - ATMEL Corporation AT697F Datasheet HTML 63Page - ATMEL Corporation AT697F Datasheet HTML 64Page - ATMEL Corporation AT697F Datasheet HTML 65Page - ATMEL Corporation AT697F Datasheet HTML 66Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 155 page
background image
62
7703C–AERO–6/09
AT697F ADVANCE INFORMATION
Table 21. Trace buffer data allocation, Instruction tracing mode
Bits
Name
Definition
127
Instruction breakpoint hit
Set to ‘1’ if a DSU instruction breakpoint hit occurred.
126
Multi-cycle instruction
Set to ‘1’ on the second and third instance of a multi-cycle
instruction (LDD, ST or FPOP)
125:96
DSU counter
The value of the DSU counter
95:64
Load/Store parameters
Instruction result, Store address or Store data
63:34
Program counter
Program counter (2 lsb bits removed since they are always
zero)
33
Instruction trap
Set to ‘1’ if traced instruction trapped
32
Processor error mode
Set to ‘1’ if the traced instruction caused processor error mode
31:0
Opcode
Instruction opcode
When a trace is frozen, interrupt 11 is generated.
Bus Trace
The bus trace mode is enabled setting logical one the trace instruction enable bit TBC TA.
During bus tracing, one operation of the internal bus is stored per line in the trace buffer.
Table 22.
Bits
Name
Definition
127
AHB breakpoint hit
Set to ‘1’ if a DSU AHB breakpoint hit occurred.
126
-
Unused
125:96 DSU counter
The value of the DSU counter
95:92
IRL
Processor interrupt request input
91:88
PIL
Processor interrupt level (psr.pil)
95:80
Trap type
Processor trap type (psr.tt)
79
Hwrite
AHB HWRITE
78:77
Htrans
AHB HTRANS
76:74
Hsize
AHB HSIZE
73:71
Hburst
AHB HBURST
70:67
Hmaster
AHB HMASTER
66
Hmastlock
AHB HMASTLOCK
65:64
Hresp
AHB HRESP
63:32
Load/Store data
AHB HRDATA or HWDATA
31:0
Load/Store address
AHB HADDR
Trace Buffer Data Allocation, Internal bus Tracing Mode
Mixed Trace
In mixed mode, the buffer is divided on two halves, with instructions stored in the lower half and
bus transfers in the upper half. The MSB bit of the AHB index counter is then automatically kept
high, while the MSB of the instruction index counter is kept low.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com