Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AT697F Datasheet(PDF) 37 Page - ATMEL Corporation

Part # AT697F
Description  Rad-Hard 32 bit SPARC V8 Processor
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F Datasheet(HTML) 37 Page - ATMEL Corporation

Back Button AT697F Datasheet HTML 33Page - ATMEL Corporation AT697F Datasheet HTML 34Page - ATMEL Corporation AT697F Datasheet HTML 35Page - ATMEL Corporation AT697F Datasheet HTML 36Page - ATMEL Corporation AT697F Datasheet HTML 37Page - ATMEL Corporation AT697F Datasheet HTML 38Page - ATMEL Corporation AT697F Datasheet HTML 39Page - ATMEL Corporation AT697F Datasheet HTML 40Page - ATMEL Corporation AT697F Datasheet HTML 41Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 155 page
background image
AT697F ADVANCE INFORMATION
37
7703C–AERO–6/09
Trap 0x2B is taken if a data store is in progress
Memory Mapped
I/O
Overview
The memory controller give the capability to control up to 256Mbyte of I/O. The I/O area consists
in a single large bank. The control of the I/O area accesses uses a standard set of pin, including
chip selects (IOS*x), output enable (OE*), read (READ) and write (WRITE*) lines.
The size of the I/O bank is not programmable. The entire I/O area (0x20000000 up to
0x2FFFFFFF) is controlled by the IOS* select signal.
I/O Read Access
A read access to I/O consists in a lead-in cycle, two data cycles, waitstates if any programmed
and a lead-out cycle. On non-consecutive accesses, the lead-out cycle is used to prevent bus
contention due to slow turn-off time of memories or I/O devices.
The I/O select signal (IOSEL*) is delayed one clock to provide stable address.
Figure 22. single I/O read transaction with lead-out
lead-in
data 2
D1
lead-out
A1
CLK
A
IOS*
D
OE*
data 1
I/O Write Access
Each write access to I/O consists of three states and of waitstates if any programmed. The three
mandatory states are divided in one write setup cycle, one data cycle and one lead-out cycle.
The write operation is strobed by the WRITE* signal.
Figure 23. I/O write transaction
lead-in
data
lead-out
D1
A1
CLK
A
IOS*
D
WRITE*
Waitstates
For application using slow I/O devices, the I/O controller provides the capability to insert wait-
states during the accesses. Two types of wait-states can be inserted :
Programmed delay,
‘Hardware’ delay.
Up to 15 waitstates can be programmed for I/O accesses. Read and write waitstates are pro-
grammed simultaneously. Setting MCFG1
IOWS defines the number of waitstates to insert
during any access to/from I/O areas. MCFG1 IOWS can be programmed to take values from 0
up to 15.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com