Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

AT697F Datasheet(PDF) 35 Page - ATMEL Corporation

Part # AT697F
Description  Rad-Hard 32 bit SPARC V8 Processor
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F Datasheet(HTML) 35 Page - ATMEL Corporation

Back Button AT697F Datasheet HTML 31Page - ATMEL Corporation AT697F Datasheet HTML 32Page - ATMEL Corporation AT697F Datasheet HTML 33Page - ATMEL Corporation AT697F Datasheet HTML 34Page - ATMEL Corporation AT697F Datasheet HTML 35Page - ATMEL Corporation AT697F Datasheet HTML 36Page - ATMEL Corporation AT697F Datasheet HTML 37Page - ATMEL Corporation AT697F Datasheet HTML 38Page - ATMEL Corporation AT697F Datasheet HTML 39Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 155 page
background image
AT697F ADVANCE INFORMATION
35
7703C–AERO–6/09
PROM Interface
Overview
The memory controller give the capability to control up to 512Mbyte of PROM. The PROM inter-
face can manage up to two PROM banks. The control of the PROM memory accesses uses a
standard set of pin, including chip selects (ROMS*x), output enable (OE*), read (READ) and
write (WRITE*) lines.
The bank size of the PROM banks is not programmable. The lower half part of the PROM area
(0x00000000 up to 0x0FFFFFFF) is controlled by the ROMS0* PROM select signal. The upper
half part of the PROM area (0x10000000 up to 0x1FFFFFFF) is controlled by the ROMS1*
PROM select signal.
PROM Read Access
A read access to PROM consists in two data cycles and waitstates if any programmed. On non-
consecutive accesses, a lead-out cycle is added after a read transaction to prevent bus conten-
tion due to slow turn-off time of memories or I/O devices. On consecutive accesses, no lead-out
cycle is performed between the acesses but only one is performed at the end of the operations.
Figure 18. PROM Read transaction (0 Waitstate)
data1
data2
D1
lead-out
A1
CLK
A
ROMS*
D
OE*
PROM Write Access
Each write access to PROM consists of three states and of waitstates if any programmed. The
three mandatory states are divided in one write setup cycle, one data cycle and one lead-out
cycle. The write operation is strobed by the WRITE* signal.
Figure 19. PROM Write transaction (0 waitstate)
lead-in
data
lead-out
D1
A1
CLK
A
ROMS*
D
WRITE*
Waitstates
For application using slow ROM memories, the ROM controller provides the capability to insert
wait-states during the accesses. Two types of wait-states can be inserted :
Programmed delay
‘Hardware’ bus ready delay
Up to 30 waitstates can be programmed for PROM accesses. Read and write waitstates can be
individually programmed. Setting MCFG1 PRRWS defines the number of waitstates to insert



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com