Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

WM8980CGEFL/V Datasheet(PDF) 80 Page - Wolfson Microelectronics plc

Part # WM8980CGEFL/V
Description  Stereo CODEC with Speaker Driver and Video Buffer
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8980CGEFL/V Datasheet(HTML) 80 Page - Wolfson Microelectronics plc

Back Button WM8980CGEFL/V Datasheet HTML 76Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 77Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 78Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 79Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 80Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 81Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 82Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 83Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 84Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 123 page
background image
WM8980
Pre-Production
w
PP, Rev 3.8, May 2012
80
Figure 48 PLL and Clock Select Circuit
The PLL frequency ratio R = f2/f1 (see Figure 48) can be set using the register bits PLLK and PLLN:
PLLN = int R
PLLK = int (2
24 (R-PLLN))
Note: The PLL is designed to operate with best performance (shortest lock time and optimum
stability) when f2 is between 90 and 100MHz and PLL_N is 8. However, acceptable PLL_N values lie
in the range 5 ≤ PLL_N ≤ 13. Do not use values outwith this range and it is recommended that the
chosen value of PLL_N is as close to 8 as possible for optimum performance.
EXAMPLE:
MCLK=12MHz, required clock = 12.288MHz.
R should be chosen to ensure 5 < PLLN < 13. There is a fixed divide by 4 in the PLL and a selectable
divide by N after the PLL which should be set to divide by 2 to meet this requirement.
Enabling the divide by 2 sets the required f2 = 4 x 2 x 12.288MHz = 98.304MHz.
R = 98.304 / 12 = 8.192
PLLN = int R = 8
k = int ( 2
24 x (8.192 – 8)) = 3221225 = 3126E9h
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R36
PLL N value
4
PLLPRESCALE
0
Divide MCLK by 2 before input to
PLL
3:0
PLLN[3:0]
1000
Integer (N) part of PLL input/output
frequency ratio. Use values greater
than 5 and less than 13.
R37
PLL K value
1
5:0
PLLK [23:18]
0Ch
Fractional (K) part of PLL1
input/output frequency ratio (treat as
one 24-digit binary number).
R38
PLL K Value
2
8:0
PLLK [17:9]
093h
R39
PLL K Value
3
8:0
PLLK [8:0]
0E9h
Table 59 PLL Frequency Ratio Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com