| Electronic Components Datasheet Search |
|
V62/12615-01XE-R Datasheet(PDF) 26 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
V62/12615-01XE-R Datasheet(HTML) 26 Page - Texas Instruments |
|
26 / 98 page ![]() SD+ internal PMD Input Pair T2.23.1 T2.23.2 Fast link pulses T2.22.1 T2.22.3 T2.22.2 T2.22.1 T2.22.5 T2.22.4 clock pulse clock pulse data pulse FLP burst FLP burst 26 DP83848-EP SLLSEC6E – SEPTEMBER 2012 – REVISED JUNE 2019 www.ti.com Submit Documentation Feedback Product Folder Links: DP83848-EP Specifications Copyright © 2012–2019, Texas Instruments Incorporated 4.7.22 Auto-Negotiation Fast Link Pulse (FLP) Timing PARAMETER DESCRIPTION NOTES MIN TYP MAX UNIT T2.22.1 Clock, data pulse width 100 ns T2.22.2 Clock pulse to clock pulse period 125 µs T2.22.3 Clock pulse to data pulse period Data = 1 62 µs T2.22.4 Burst width 2 ms T2.22.5 FLP burst to FLP burst period 16 ms (1) The signal amplitude on PMD Input Pair must be TP-PMD compliant. Figure 4-23. Auto-Negotiation Fast Link Pulse (FLP) Timing 4.7.23 100BASE-TX Signal Detect Timing PARAMETER DESCRIPTION NOTES(1) MIN TYP MAX UNIT T2.23.1 SD internal turn-on time 1 ms T2.23.2 SD internal turn-off time 350 µs Figure 4-24. 100BASE-TX Signal Detect Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |