| Electronic Components Datasheet Search |
|
STPM32 Datasheet(PDF) 45 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPM32 Datasheet(HTML) 45 Page - STMicroelectronics |
|
45 / 89 page ![]() • If SCS pin is held low the communication method is SPI • If SCS pin is held high the communication interface is UART. For the communication interface selection the SCS pin must be kept low or high for SPI or UART selection respectively for at least 125ns after the internal clock signal starts. According to POR sequence in Figure 28, only after the regulated voltages are OK the PWR_OK internal signal enables the CLKIN signal to the digital section. After two clock periods, the digital section sets and locks the interface to the selected type. Note that the regulated voltages could be ready later than the Vcc minimum threshold of 2.5 V, because of the capacitance on VDDA and VDDD pins. Below a timing diagram of startup and interface selection. Figure 47. Startup interface selection timing VCC Vdda SCS 3.3 V 2.5 V Vddd 2.85 V 1.2 V POW_OK UART SPI t_comm After the selected communication interface is established, the interface is locked to prevent the communication method from changes, and SCS pin is used as chip-select for the device. Pins used by the serial communication peripheral are listed in Table 22. Table 22. Communication pin description Name Function SPI connection UART connection SYN Synchronization GPIO , VCC at startup GPIO, VCC at startup SCS Chip-select -Start-up interface selection at GND -Chip-select at GND -Start-up interface selection at VCC -Chip-select at VCC SCL Clock SPI CLK Not used MOSI/RXD Data in SPI MOSI UART RX MISO/TXD Data out SPI MISO UART TX 8.6 Communication protocol A single communication session consists of 4 + 1 (optional CRC) bytes full-duplex data sequence organized as follows: Table 23. Communication session structures Byte Master-side transmitted data Slave-side transmitted data 1 ADDRESS for 32-bit register to be read Previously requested data byte LSB 2 ADDRESS for 16-bit register to be written Previously requested data byte 2 out of 4 3 DATA for 16-bit register to be written, LSB Previously requested data byte 3 out of 4 4 DATA for16-bit register to be written, MSB Previously requested data byte MSB STPM32, STPM33, STPM34 Communication protocol DS10272 - Rev 13 page 45/89 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |