Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

STPM32 Datasheet(PDF) 64 Page - STMicroelectronics

Part # STPM32
Description  ASSP for metering applications with up to four independent 24-bit 2nd order sigma-delta ADCs, 4 MHz OSF and 2 embedded PGLNA
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STPM32 Datasheet(HTML) 64 Page - STMicroelectronics

Back Button STPM32 Datasheet HTML 60Page - STMicroelectronics STPM32 Datasheet HTML 61Page - STMicroelectronics STPM32 Datasheet HTML 62Page - STMicroelectronics STPM32 Datasheet HTML 63Page - STMicroelectronics STPM32 Datasheet HTML 64Page - STMicroelectronics STPM32 Datasheet HTML 65Page - STMicroelectronics STPM32 Datasheet HTML 66Page - STMicroelectronics STPM32 Datasheet HTML 67Page - STMicroelectronics STPM32 Datasheet HTML 68Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 89 page
background image
Table 43. Row 2, DSP control register 3 (DSP_CR3)
Bit
Internal signal
Description
Default
[13:0]
TIME_VALUE
Time counter threshold for voltage sag detection
0x4E0
[15:14]
ZCR_SEL
Selection bit for ZCR/CLK pin, (output depends on ZCR/CLK enable
bit):
ZCR_SEL[1:0]: 00, 01, 10, 11
ZCR: V1, C1, V2, C2
CLK: 7.8125 kHz, 4 MHz, 4 MHz, 50% duty cycle, 16 MHz
0x0
16
ZCR_EN
ZCR/CLK pin output:
0: CLK
1: ZCR
0x0
[18:17]
TMP_TOL
Selection bits for tamper tolerance:
TMP_TOL[1:0]: 00, 01, 10, 11
Tolerance: 12.5%, 8.33%, 6.25%, 3.125%
0x0
19
TMP_EN
Enable tampering feature:
0: tamper disable
1: tamper enable
0x0
20
S/W reset
SW reset brings the configuration registers to default This bit is set to
zero after this action automatically
0
21
S/W latch1
Primary channel measurement register latch
This bit is set to zero after this action automatically
0
22
S/W latch2
Secondary channel measurement register latch
This bit is set to zero after this action automatically
0
23
S/WAuto Latch
Automatic measurement register latch at 7.8125 kHz
0
24
LED1OFF
LED1 pin output disable
0: LED1 output on
1: LED1 output disabled
When the LED output is disabled the pin is set at low-state
0
25
LED2OFF
LED2 pin output disable
0: LED2 output on
1: LED2 output disabled
When the LED output is disabled the pin is set at low-state
0
26
EN_CUM
Cumulative energy calculation
0: cumulative is the sum of channel energies
1: total is the difference of energies
0
27
REF_FREQ
Reference line frequency:
0: 50 Hz
1: 60 Hz
0
[31:28]
-
Reserved
0
Table 44. Row 3, DSP control register 4 (DSP_CR4)
Bit
Internal signal
Description
Default
[9:0]
PHC2
Secondary current channel phase compensation register
0x0
[11:10]
PHV2
Secondary voltage channel phase compensation register
0x0
STPM32, STPM33, STPM34
Configuration register
DS10272 - Rev 13
page 64/89



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com