| Electronic Components Datasheet Search |
|
STA310 Datasheet(PDF) 42 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA310 Datasheet(HTML) 42 Page - STMicroelectronics |
|
42 / 90 page ![]() STA310 42/90 PLLData Address: 0x11 Type: R/W Software Reset: NA Hardware Reset: 0 Description: Data that must be written (has been read) at (from) the address specified by PLL_ADD. PLL_CMD PLL Command Address: 0x1D Type: R/W Software Reset: NA Hardware Reset: 0 Description: PLL_ADD PLL Address Address: 0x12 Type: R/W Software Reset: NA Hardware Reset: 0 Description: ENA_AU_FRACPLL Audio PLL Enable Address: 0xB5 Type: R/W Software Reset: 1 Hardware Reset: 0 Description: This register is used to enable the audio PLL of the STA310. This register must be always set to “1” after either a soft or hardware reset. AU_PLL_FRACL_192 Frac Low Coefficient Address: 0xB6 76 54 321 0 7654 3 2 1 0 AUPLLCTL SYSPLLCTL RWCTL[1:0] Bitfield Description RWCTL [1:0] Configure PCMCLK source and direction. 00: No action is performed on the configuration registers of the level 1 01: Read action of the configuration registers. During this phase, the content of a selectable (by PLL_ADD) register of the level 1 is copied into the PLL_DATA register. 10: Write action of the configuration registers. During .this phase, the content of a selectable (by PLL_ADD) register of the level 1 is copied into the PLL_DATA register. 11: Forbidden SYSPLLCTL System PLL coefficients transfert 0: No Transfer 1: Transfer the data between the level 1 and the level 2 for the system PLL AUPLLCTL Audio PLL coefficient transfert 0: No Transfer 1: Transfer the data between the level 1 and the level 2 for the audio PLL 76 54 321 0 ADDRESS Value Address of PLLs configuration registers Address 2: Disable System PLL 3: System PLL frac Low 4: System PLL frac High 6: System PLL N divider 7: System PLL X divider 8: System PLL M divider 9: System PLL update 10: Disable Audio PLL 11: Audio PLL Frac Low 12: Audio PLL Frac High 14: Audio PLL N divider 15: Audio PLL X divider 16: Audio PLL M divider 17: udio PLL update 765 4 3 2 1 0 ENA_PLL 76 54 321 0 FRACL |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |