| Electronic Components Datasheet Search |
|
STA310 Datasheet(PDF) 43 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA310 Datasheet(HTML) 43 Page - STMicroelectronics |
|
43 / 90 page ![]() 43/90 STA310 Type: R/W Software Reset: 0x34 Hardware Reset: UND Description: This register must contain a FRACL value that en- ables the audio PLL to generate a frequency of ofact*192KHz for the PCMCK. Default value at soft reset assume: – Oversampling factor (ofact) = 384. PCMLCK = 384 x SF (where SF is the sampling frequency) – External crystal provide a clock running at 27MHz AU_PLL_FRACH_192 Frac High Coefficient Address: 0xB7 Type: R/W Software Reset: 0xEC Hardware Reset: UND Description: This register must contain a FRACH value that en- ables the audio PLL to generate a frequency of ofact*192KHz for the PCMCK. Default value at soft reset assume: – Oversampling factor (ofact) = 384. PCMLCK = 384 x SF (where SF is the sampling frequency) – External crystal provide a clock running at 27MHz AU_PLL_XDIV_192 X Divider Coefficient Address: 0xB8 Type: R/W Software Reset: 0x01 Hardware Reset: UND Description: This register must contain a XDIV value that enables the audio PLL to generate a frequency of ofact*192KHz for the PCMCK. Default value at soft reset assume: – Oversampling factor (ofact) = 384. PCMLCK = 384 x SF (where SF is the sampling frequency) – External crystal provide a clock running at 27MHz AU_PLL_MDIV_192 M Divider Coefficient Address: 0xB9 Type: R/W Software Reset: 0x09 Hardware Reset: UND Description: This register must contain a MDIV value that enables the audio PLL to generate a frequency of ofact*192KHz for the PCMCK. Default value at soft reset assume: – Oversampling factor (ofact) = 384. PCMLCK = 384 x SF (where SF is the sampling frequency) – External crystal provide a clock running at 27MHz AU_PLL_NDIV_192 N Divider Coefficient Address: 0xBA Type: R/W Software Reset: 0x01 Hardware Reset: UND Description: This register must contain a NDIV value that enables the audio PLL to generate a frequency of ofact*192KHz for the PCMCK. Default value at soft reset assume: – Oversampling factor (ofact) = 384. PCMLCK = 76 54 321 0 FRACH 76 54 321 0 XDIV 76 54 321 0 MDIV 76 54 321 0 NDIV |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |