Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

Preview PDF HTML

STA310 Datasheet(PDF) 44 Page - STMicroelectronics

Part # STA310
Description  62-CH. MULTISTANDARD AUDIO DECODER
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STA310 Datasheet(HTML) 44 Page - STMicroelectronics

Back Button STA310 Datasheet HTML 40Page - STMicroelectronics STA310 Datasheet HTML 41Page - STMicroelectronics STA310 Datasheet HTML 42Page - STMicroelectronics STA310 Datasheet HTML 43Page - STMicroelectronics STA310 Datasheet HTML 44Page - STMicroelectronics STA310 Datasheet HTML 45Page - STMicroelectronics STA310 Datasheet HTML 46Page - STMicroelectronics STA310 Datasheet HTML 47Page - STMicroelectronics STA310 Datasheet HTML 48Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 90 page
background image
STA310
44/90
384 x SF (where SF is the sampling frequency)
– External crystal provide a clock running at
27MHz
AU_PLL_FRACL_176
Frac Low Coefficient
Address: 0xBB
Type: R/W
Software Reset: 0x3
Hardware Reset: UND
Description:
This register must contain a FRACL value that en-
ables the audio PLL to generate a frequency of
ofact*176KHz for the PCMCK.
Default value at soft reset assume:
– Oversampling factor (ofact) = 384. PCMLCK =
384 x SF (where SF is the sampling frequency)
– External crystal provide a clock running at
27MHz
AU_PLL_FRACH_176
Frac High Coefficient
Address: 0xBC
Type: R/W
Software Reset: 0x9
Hardware Reset: UND
Description:
This register must contain a FRACH value that en-
ables the audio PLL to generate a frequency of
ofact*176KHz for the PCMCK.
Default value at soft reset assume:
– Oversampling factor (ofact) = 384. PCMLCK =
384 x SF (where SF is the sampling frequency)
– External crystal provide a clock running at
27MHz
AU_PLL_XDIV_176
X Divider Coefficient
Address: 0xBD
Type: R/W
Software Reset: 0x01
Hardware Reset: UND
Description:
This register must contain a XDIV value that enables
the
audio
PLL
to
generate
a
frequency
of
ofact*176KHz for the PCMCK.
Default value at soft reset assume:
– Oversampling factor (ofact) = 384. PCMLCK =
384 x SF (where SF is the sampling frequency)
– External crystal provide a clock running at
27MHz
AU_PLL_MDIV_176
M Divider Coefficient
Address: 0xBE
Type: R/W
Software Reset: 0x09
Hardware Reset: UND
Description:
This register must contain a MDIV value that enables
the
audio
PLL
to
generate
a
frequency
of
ofact*176KHz for the PCMCK.
Default value at soft reset assume:
– Oversampling factor (ofact) = 384. PCMLCK =
384 x SF (where SF is the sampling frequency)
– External crystal provide a clock running at
27MHz
AU_PLL_NDIV_176
N Divider Coefficient
76
54
321
0
FRACL
76
54
321
0
FRACH
76
54
321
0
XDIV
76
54
321
0
MDIV
76
54
321
0
NDIV



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com