DM9102AT datasheet(35/77 Pages) ETC

35 / 77 page

DM9102A

Single Chip Fast Ethernet NIC controller

Final

Version: DM9102A-DS-F03

August 28, 2000

CRDOUT

1,RW

Data_Out from EEPROM

This bit is set to reflect the signal status of EEDI pin when EEPROM mode is

selected.

CRDIN

1,RW

Data_In to EEPROM

This bit is set to generate the output signal to EEDO pin when EEPROM mode is

selected.

CRCLK

1,RW

Clock to EEPROM

This bit is set to generate the output clock to EECLK pin when EEPROM mode is

selected.

CRCS

1,RW

Chip_Select to EEPROM

This bit is set to generate the output signal to EECS pin when EEPROM mode is

selected.

11. Programming ROM Address Register (CR10)

29 28 27 26 25 24 23 22 21 20 19 18

13 12

11 10

Bit

Name

Default

Description

17:0

BADR

Unpredictable

Boot ROM Address

This field contains the address pointer for Boot ROM when the mode of

programming by register is selected.

12. General Purpose Timer Register (CR11)

29 28 27 26 25 24 23 22 21 20 19 18

13 12

11 10

Bit

Name

Default

Description

TCON

0,RW

Continuous Mode of Timer

When this bit is set, the timer will continuously re-initiated upon the set time is up.

When reset, the timer will be one-shot response after BCLK value is programmed.

15:0

MBCLK

0000h,RW

Multiple of Base Clock

This field set the iteration number of base clock. The base clock duration is defined

to be

81.92us --- for MII port/100M is selected

2us --- for MII port/10M is selected

13. PHY Status Register (CR12)

29 28 27 26 25 24 23 22 21 20 19 18

13 12

11 10

Bit

Name

Default

Description

DM9102AT Datasheet(PDF) 35 Page - List of Unclassifed Manufacturers

DM9102AT Datasheet(HTML) 35 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL