DM9102AT datasheet(4/77 Pages) ETC

4 / 77 page

DM9102A

Single Chip Fast Ethernet NIC controller

Final

Version: DM9102A-DS-F03

August 28, 2000

Features

T Integrated Fast Ethernet MAC, Physical Layer and

transceiver in one chip.

T 128pinQFP/128pin TQFP with CMOS process.

T +3.3V Power supply with +5V tolerant I/O.

T Supports PCI and CardBus interfaces.

T Comply with PCI specification 2.2.

T PCI clock up to 40MHz.

T PCI bus master architecture.

T PCI bus burst mode data transfer.

T Two large independent FIFO; receive FIFO & transmit

FIFO.

T Up to 256K bytes Boot EPROM or Flash interface.

T EEPROM 93C46 interface supports node ID accesses

configuration information and user define message.

T Node address auto-load and reload.

T Comply with IEEE 802.3u 100Base-TX and 802.3

10Base-T.

T Comply with IEEE 802.3u auto-negotiation protocol for

automatic link type selection.

T Full Duplex/Half Duplex capability.

T Support IEEE 802.3x Full Duplex Flow Control

T VLAN support.

T Comply with ACPI and PCI Bus Power Management.

T Supports the MII (Media Independent Interface).

T Supports Wake-On-LAN function andremote wake-up

(Magic packet, Link Change and Microsoft

® wake-up

frame).

T Supports 4 Wake-On-LAN (WOL) signals (active high

pulse, active low pulse, active high , active low ).

T High performance 100Mbps clock generator and data

recovery circuit.

T Digital clock recovery circuit using advanceddigital

algorithm to reduce jitter.

T Adaptive equalization circuit and Baseline wandering

restoration circuit for 100Mbps receiver.

T Provides Loopback mode for easy system diagnostics.

DM9102AT Datasheet(PDF) 4 Page - List of Unclassifed Manufacturers

DM9102AT Datasheet(HTML) 4 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77

Datasheet Download

Link URL