Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

DM9102AT Datasheet(PDF) 17 Page - List of Unclassifed Manufacturers

Part # DM9102AT
Description  Single Chip Fast Ethernet NIC controller
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

DM9102AT Datasheet(HTML) 17 Page - List of Unclassifed Manufacturers

Back Button DM9102AT Datasheet HTML 13Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 14Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 15Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 16Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 17Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 18Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 19Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 20Page - List of Unclassifed Manufacturers DM9102AT Datasheet HTML 21Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 77 page
background image
DM9102A
Single Chip Fast Ethernet NIC controller
Final
17
Version: DM9102A-DS-F03
August 28, 2000
and bit 6 are set.
7
0
RO
Address/Data Stepping (0 For No Stepping)
6
0
RW
Parity Error Response Enable/Disable
Setting this bit will enable the DM9102A to assert PERR# on the detection
of a data parity error and to assert SERR# for reporting address parity
error.
5
0
RO
VGA Palette Snooping (0 For Not Support)
4
0
RO
Memory Write and Invalid (0 For Not Implementation)
The DM9102A only generates Memory write cycle.
3
0
RO
Special Cycles (0 For Not Implementation)
2
1
RW
Master Device Capability Enable/Disable
When this bit is set, DM9102A has the ability of master mode operation.
1
1
RW
Memory Space Access Enable/Disable
This bit controls the ability of memory space access. The memory access
includes memory mapped I/O access and Boot ROM access. As the
system boots up, this bit will be enabled by BIOS for Boot ROM memory
access. While in normal operation using memory mapped I/O access, this
bit should be set by driver before memory access cycles.
0
1
RW
I/O Space Access Enable/Disable
This bit controls the ability of I/O space access. It will be set by BIOS after
power on.
Revision ID (xxxxxx08 - PCIRV)
31
0
7
8
Revision ID
Class Code
3
4
Class Code
Revision Major Number
Revision Minor Number
Bit
Default
Type
Description
31:8
020000h
RO
Class Code (020000h)
This is the standard code for Ethernet LAN controller.
7:4
0011
RO
Revision Major Number
This is the silicon-major revision number that will increase for the subsequent
versions of the DM9102.A.
3:0
0001
RO
Revision Minor Number
This is the silicon-minor revision number that will increase for the subsequent
versions of the DM9102A.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com