| Electronic Components Datasheet Search |
|
C5C5EDELTA-RM/D Datasheet(PDF) 34 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
C5C5EDELTA-RM/D Datasheet(HTML) 34 Page - NXP Semiconductors |
|
34 / 114 page ![]() 34 CHAPTER 2: SIGNAL DESCRIPTIONS C3EN DS1/T1 Framer Interface Configuration Table 8 describes the serial framer interface signals. For each CP (0-7), you can implement one serial Framer interface. CP3_5 AG22 CP7_5 AC17 CP3_6 AE22 CP7_6 AB17 Table 7 CP Physical Interface Signals and Pins (Grouped by Clusters) (continued) CP CLUSTER 1 CP CLUSTER 2 SIGNAL PIN # SIGNAL PIN # Table 8 DS1/T1 Framer Interface Signals SIGNAL NAME* PIN #† TOTAL TYPE I/O LABEL SIGNAL DESCRIPTION CPn_0 Table 7 1 LVTTL O PD TCLK Transmit Clock (1.544MHz) CPn_1 Table 7 1 LVTTL I PU RCLK Receive Clock (1.544MHz) CPn_2 Table 7 1 LVTTL O PD TData Transmit Data CPn_3 Table 7 1 LVTTL O PU TFrame Transmit Frame Synchronization CPn_4 Table 7 1 LVTTL IPD RData Receive Data CPn_5 Table 7 1 LVTTL I PU RFrame Receive Frame Synchronization CPn_6 Table 7 1 nc nc PU nc nc TOTAL PINS 7 * n can be from 0 to 7. See Table 7. † Reference Table 7 for pin numbers for the actual cluster(s) you are configuring. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |