C5C5EDELTA-RMSLASHD datasheet(50/114 Pages) NXP

50 / 114 page

CHAPTER 2: SIGNAL DESCRIPTIONS

C3EN

When configuring two C-3e network processors back-to-back using the Fabric Port, set

up the transmit side of each C-3e network processor in Utopia ATM mode and the receive

side of each C-3e network processor in Utopia PHY mode.

Table 20 Utopia1*, 2*, 3 ATM Mode, C-3e Network Processor to Fabric Interface Pin Mapping

RECEIVE SIGNALS

TRANSMIT SIGNALS

C-3E NETWORK

PROCESSOR

I/O

UTOPIA

NOTE

C-3E NETWORK

PROCESSOR

I/O

UTOPIA

NOTE

FRXCTL0

Output

RxEnb*

Pullup or No

Connection

FTXCTL0

Output

TxEnb*

Pullup or No

Connection

FRXCTL1

Input

RxClav

FTXCTL1

Input

TxClav

FRXCTL2

Input

RxSOC

FTXCTL2

Output

TxSOC

FRXCTL6

Input

RxPrty

FTXCTL6

Output

TxPrty

* Cell size must be 4Byte aligned. Both RxEnb and TxEnb are Active Low.

Table 21 Utopia1*, 2*, 3 PHY Mode, C-3e Network Processor to Fabric Interface Pin Mapping

RECEIVE SIGNALS

TRANSMIT SIGNALS

C-3E NETWORK

PROCESSOR

I/O

UTOPIA

NOTE

C-3E NETWORK

PROCESSOR

I/O

UTOPIA

NOTE

FRXCTL0

Input

TxEnb*

Pullup

FTXCTL0

Input

RxEnb*

Pullup

FRXCTL1

Output

TxClav

No Connection

FTXCTL1

Output

RxClav

No Connection

FRXCTL2

Input

TxSOC

FTXCTL2

Output

RxSOC

FRXCTL6

Input

TxPrty

FTXCTL6

Output

RxPrty

* Cell size must be 4Byte aligned. Both TxEnb and RxEnb are Active Low.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

C5C5EDELTA-RM/D Datasheet(PDF) 50 Page - NXP Semiconductors

C5C5EDELTA-RM/D Datasheet(HTML) 50 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL