C5C5EDELTA-RMSLASHD datasheet(39/114 Pages) NXP

39 / 114 page

Pin Descriptions Grouped by Function

CPn+1_3

Table 7 1

LVTTL

TXD(4)

Transmit Data

CPn+1_4

Table 7 1

LVTTL

TXD(3)

Transmit Data

CPn+1_5

Table 7 1

LVTTL

TXD(2)

Transmit Data

CPn+1_6

Table 7 1

LVTTL

TXD(0)

Transmit Data (ten bits wide, first on wire)

CPn+2_0

Table 7 1

CPn+2_1

Table 7 1

LVTTL

RCLK

Receive Clock (62.5 MHz)

CPn+2_2

Table 7 1

LVTTL

RXD(9)

Receive Data (ten bits wide, last on wire)

CPn+2_3

Table 7 1

LVTTL

RXD(8)

Receive Data

CPn+2_4

Table 7 1

LVTTL

IPD

RXD(7)

Receive Data

CPn+2_5

Table 7 1

LVTTL

RXD(6)

Receive Data

CPn+2_6

Table 7 1

LVTTL

RXD(1)

Receive Data

CPn+3_0

Table 7 1

ncPD

CPn+3_1

Table 7 1

LVTTL

RCLKN

Receive Clock Inverted

CPn+3_2

Table 7 1

LVTTL

RXD(5)

Receive Data

CPn+3_3

Table 7 1

LVTTL

IPU

RXD(4)

Receive Data

CPn+3_4

Table 7 1

LVTTL

RXD(3)

Receive Data

CPn+3_5

Table 7 1

LVTTL

RXD(2)

Receive Data

CPn+3_6

Table 7 1

LVTTL

IPU

RXD(0)

Receive Data (ten bits wide, first on wire)

TOTAL PINS

* n can be 0, or 4.

† Reference Table 7 for pin numbers for the actual cluster(s) you are configuring.

Table 12 Gigabit Ethernet and Fibre Channel TBI Signals Example (continued)

SIGNAL NAME*

PIN #†

TOTAL

TYPE

I/O

LABEL

SIGNAL DESCRIPTION

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

C5C5EDELTA-RM/D Datasheet(PDF) 39 Page - NXP Semiconductors

C5C5EDELTA-RM/D Datasheet(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL