68HC05CL48 datasheet(30/145 Pages) MOTOROLA

30 / 145 page

GENERAL RELEASE SPECIFICATION

June 11, 1997

MOTOROLA

CPU

MC68HC05CL48

3-2

REV 2.0

or non-arithmetic operations. The accumulator is unaffected by a reset of the

device.

3.1.2 Index Register (X)

The index register shown in Figure 3-1 is an 8-bit register that can perform two

functions:

•

Indexed addressing

•

Temporary storage

In indexed addressing with no offset, the index register contains the low byte of

the operand address, and the high byte is assumed to be $00. In indexed

addressing with an 8-bit offset, the CPU ﬁnds the operand address by adding the

index register contents to an 8-bit immediate value. In indexed addressing with a

16-bit offset, the CPU ﬁnds the operand address by adding the index register

contents to a 16-bit immediate value

The index register can also serve as an auxiliary accumulator for temporary

storage.The index register is unaffected by a reset of the device.

3.1.3 Stack Pointer (SP)

The stack pointer shown in Figure 3-1 is a 16-bit register internally. In devices

with memory maps less than 64 kbytes the unimplemented upper address lines

are ignored. The stack pointer contains the address of the next free location on

the stack. During a reset or the reset stack pointer (RSP) instruction, the stack

pointer is set to $00FF. The stack pointer is then decremented as data is pushed

onto the stack and incremented as data is pulled from the stack.

When accessing memory, the ten most signiﬁcant bits are permanently set to

0000000011. The six least signiﬁcant register bits are appended to these ten ﬁxed

bits to produce an address within the range of $00FF to $00C0. Subroutines and

interrupts may use up to 64 ($40) locations. If 64 locations are exceeded, the

stack pointer wraps around and writes over the previously stored information. A

subroutine call occupies two locations on the stack, and an interrupt uses ﬁve

locations.

3.1.4 Program Counter (PC)

The program counter shown in Figure 3-1 is a 16-bit register internally. In devices

with memory maps less than 64 Kbytes the unimplemented upper address lines

are ignored. The program counter contains the address of the next instruction or

operand to be fetched.

68HC05CL48 Datasheet(PDF) 30 Page - Motorola, Inc

68HC05CL48 Datasheet(HTML) 30 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL