Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

68HC05CL48 Datasheet(PDF) 69 Page - Motorola, Inc

Part # 68HC05CL48
Description  SPECIFICATION (General Release)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC05CL48 Datasheet(HTML) 69 Page - Motorola, Inc

Back Button 68HC05CL48 Datasheet HTML 65Page - Motorola, Inc 68HC05CL48 Datasheet HTML 66Page - Motorola, Inc 68HC05CL48 Datasheet HTML 67Page - Motorola, Inc 68HC05CL48 Datasheet HTML 68Page - Motorola, Inc 68HC05CL48 Datasheet HTML 69Page - Motorola, Inc 68HC05CL48 Datasheet HTML 70Page - Motorola, Inc 68HC05CL48 Datasheet HTML 71Page - Motorola, Inc 68HC05CL48 Datasheet HTML 72Page - Motorola, Inc 68HC05CL48 Datasheet HTML 73Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 145 page
background image
June 11, 1997
GENERAL RELEASE SPECIFICATION
MC68HC05CL48
TIMER
MOTOROLA
REV 2.0
8-17
when the output of the chosen (1 of 4 selection) stage goes active.
1 =
No effect
0 =
Clearing the RTIF
CTOFE - Core Timer Overflow Enable
When this bit is set, a CPU interrupt request is generated when the TOF bit is
set, provided the I bit in CCR is cleared.
1 =
Interrupt enable
0 =
Interrupt disable
RTIE - Real Time Interrupt Enable
When this bit is set, a CPU interrupt request is generated when the RTIF bit is
set, provided the I bit in the CCR is cleared.
1 =
Interrupt enable
0 =
Interrupt disable
RT1:RT0 - Rate Select
These two bits select one of four taps from the Real Time Interrupt circuit. The
settings for RTI is listed in Table 8-1. Reset sets these RT0 and RT1, selecting
the lowest periodic rate and therefore the maximum time in which to alter these
bits if necessary.
NOTE
Care should be taken when altering RT0 and RT1 if the time-out
period is imminent or uncertain. If the selected tap is modified during
a cycle in which the counter is switching, an RTIF could be missed
or an additional one could be generated. To avoid problems, the
COP should be cleared before changing RTI taps.
8.2.3 Ctimer Counter Register (CTCR)
The Core Timer Counter Register is a read-only register which contains the
current value of the 8-bit ripple counter at the beginning of the timer chain. This
counter is clocked at fop divided by 4 and can be used for various functions
including a software input capture. Extended time periods can be attained using
the TOF function to increment a temporary RAM storage location thereby
simulating a 16-bit (or more) counter.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com