Electronic Components Datasheet Search
  British  ▼
ALLDATASHEET.CO.UK

X  

68HC05CL48 Datasheet(PDF) 82 Page - Motorola, Inc

Part # 68HC05CL48
Description  SPECIFICATION (General Release)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC05CL48 Datasheet(HTML) 82 Page - Motorola, Inc

Back Button 68HC05CL48 Datasheet HTML 78Page - Motorola, Inc 68HC05CL48 Datasheet HTML 79Page - Motorola, Inc 68HC05CL48 Datasheet HTML 80Page - Motorola, Inc 68HC05CL48 Datasheet HTML 81Page - Motorola, Inc 68HC05CL48 Datasheet HTML 82Page - Motorola, Inc 68HC05CL48 Datasheet HTML 83Page - Motorola, Inc 68HC05CL48 Datasheet HTML 84Page - Motorola, Inc 68HC05CL48 Datasheet HTML 85Page - Motorola, Inc 68HC05CL48 Datasheet HTML 86Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 145 page
background image
GENERAL RELEASE SPECIFICATION
June 6, 1997
MOTOROLA
ANALOG TO DIGITAL CONVERTER
MC68HC05CL48
10-2
REV 2.0
10.3
DIGITAL SECTION
10.3.1 Conversion Time
Each channel of conversion takes 32 clock cycles, which must be at a frequency
equal to or greater than 1 MHz.
10.3.2 Multi-Channel Operation
In User Mode a multiplexer allows the single A/D converter to select one of eight analog
signals, two of which are V
RH and VRL. The ATD3:0 are input signals to the multiplexer.
10.4
A/D STATUS AND CONTROL REGISTER (ADCSR)
The following paragraphs describe the function of the A/D Status and Control Register.
10.4.1 COCO - Conversions Complete
This read-only status bit is set when a conversion is completed, indicating that the A/D
Data Register contains valid results. This bit is cleared whenever the A/D Status and
Control Register is written and a new conversion automatically started, or whenever the
A/D Data Register is read. Once a conversion has been started by writing to the A/D
Status and Control Register, conversions of the selected channel will continue every 32
cycles until the A/D Status and Control Register is written again. In this continuous
conversion mode the A/D Data Register will be filled with new data, and the COCO bit set,
every 32 cycles. Data from the previous conversion will be overwritten regardless of the
state of the COCO bit prior to writing.
10.4.2 ADRC - A/D RC Oscillator Control
When the RC oscillator is selected (ADRC = 1) to be the A/D clock source, it requires a
time t
ADRC to stabilize. Results can be inaccurate during this time. If the CPU clock is
running below 1 Mhz, the RC oscillator must be used.
When ADRC =0, the A/D uses the CPU clock.
76543210
ADSCR
$0024
READ
COCO
ADRC
ADON
0
CH2
CH1
CH0
WRITE
RESET
UUUUUUUU



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com