68HC05CL48 datasheet(19/145 Pages) MOTOROLA

19 / 145 page

June 11, 1997

GENERAL RELEASE SPECIFICATION

MC68HC05CL48

GENERAL DESCRIPTION

MOTOROLA

REV 2.0

1-7

Figure 1-4. Oscillator Connections

1.4.6 External Clock

An external clock from another CMOS-compatible device can be connected to the

OSC1 input, with the OSC2 input not connected, as shown in Figure 1-4 (b)

1.4.7 PTA0-PTA7

These I/O lines comprise Port A. The state of any pin is software programmable

and all port lines are conﬁgured as inputs during power-on or reset. PTA0-PTA7

are also associated with three external IRQ and ﬁve Keyboard interrupt functions.

See Section 7 for more details on the I/O ports.

1.4.8 PTB0-PTB7

These I/O lines comprise Port B. The state of any pin is software programmable

and all port lines are conﬁgured as inputs during power-on or reset.

1.4.9 PTC0-PTC7

These I/O lines comprise Port C. The state of any pin is software programmable

and all port lines are conﬁgured as inputs during power-on or reset. PTC0-PTC7

To VDD (or STOP)

(b)

External Clock Source

Connections

MCU

OSC1

OSC2

unconnected

External Clock

To VDD (or STOP)

(a)

Crystal or Ceramic∗ Resonator

Connections

X-tal = Nitsuko EX-0228-0150-NTK

OSC1

OSC2

MCU

∗: Additional capacitance may be required for Ceramic Resonator option. Follow the

Ceramic Resonator manufacturer’s recommendations.

10M

100k

27pF

68HC05CL48 Datasheet(PDF) 19 Page - Motorola, Inc

68HC05CL48 Datasheet(HTML) 19 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL